Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Bücher
Zeitschriften
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
SLX-Digitalkonferenz: Zukunftswerkstatt 2024

Mehr Umsatz mit Top-Kontakten

Am 7. Mai erfahren Sie, wie Vertriebsteams Leadgenerierung, Leadnurturing und Leadstrategien effizient steuern können.
Erweiterte Suche
Anmelden
nach oben
Erschienen in:
Reduced Graphene Oxide for the Design of Electrocardiogram Sensors: Current Status and Perspectives Kapitel lesen Erstes Kapitel lesen

2019 | OriginalPaper | Buchkapitel

20. Hardware Security and Trust: Logic Locking as a Design-for-Trust Solution

verfasst von : Muhammad Yasin, Bodhisatwa Mazumdar, Jeyavijayan Rajendran, Ozgur Sinanoglu

Erschienen in: The IoT Physical Layer

Verlag: Springer International Publishing

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Ever-increasing design complexity and the skyrocketing cost of setting up a foundry have led to the globalization of the integrated circuit (IC) supply chain. A globalized and distributed IC supply fosters security threats such as reverse engineering, piracy, and hardware Trojans, and forces the stakeholders to revisit the trust at various steps in the IC design and fabrication flow. Among the ensemble of solutions proposed to address hardware-related trust issues, logic locking has gained significant interest from the research community. A series of defense techniques and attacks have been developed over the past few years. This chapter presents a comprehensive survey of recent research efforts in the field of logic locking. The emphasis is on the subtle difference between the logic locking attacks/countermeasures in terms of the threat models employed and strengths/vulnerabilities of existing logic locking techniques.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren
Vorheriges Kapitel Toward an Integrated, Low-Power Platform for Continuous Congestive Heart Failure Monitoring
Fußnoten
1
Researchers have also used the terms “logic obfuscation” [23] and “logic encryption” [22, 26] for this purpose.
 
Literatur
1.
A. Baumgarten, A. Tyagi, J. Zambreno, Preventing IC piracy using reconfigurable logic barriers. IEEE Des. Test Comput. 27(1), 66–75 (2010)CrossRef
2.
3.
S. Bhunia, M.S. Hsiao, M. Banga, S. Narasimhan, Hardware trojan attacks: threat analysis and countermeasures. Proc. IEEE 102(8), 1229–1247 (2014)CrossRef
4.
5.
M.L. Bushnell, V.D. Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits (Kluwer Academic Publishers, Boston, 2000). ISBN 9780792379911
6.
A.E. Caldwell, H.J. Choi, A.B. Kahng, S. Mantik, M. Potkonjak, G. Qu, J.L. Wong, Effective iterative techniques for fingerprinting design IP, in Proceedings of the IEEE/ACM Design Automation Conference, 1999, pp. 843–848
7.
R.S. Chakraborty, S. Bhunia, HARPOON: an obfuscation-based SoC design methodology for hardware protection. IEEE Trans. Comput-Aided Design Integr. Circuits Syst. 28(10), 1493–1502 (2009)CrossRef
8.
R.S. Chakraborty, S. Bhunia, Security against Hardware Trojan through a novel application of design obfuscation, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2009, pp. 113–116
9.
10.
B. Colombier, L. Bossuet, Survey of hardware protection of design data for integrated circuits and intellectual properties. IET Comput. Digit. Techniq. 8(6), 274–287 (2014)CrossRef
11.
S. Dupuis, P. Ba, G.D. Natale, M. Flottes, B. Rouzeyre, A novel hardware logic encryption technique for thwarting illegal overproduction and hardware Trojans, in Proceedings of the IEEE International On-Line Testing Symposium, 2014, pp. 49–54
12.
K.M. Goertzel, B. Hamilton, Integrated circuit security threats and hardware assurance countermeasures. CrossTalk (2013), p. 33
13.
O. Goldreich, Foundations of Cryptography. Basic Tools, vol. 1 (Cambridge University Press, 2001). ISBN 978-0521035361
14.
U. Guin, K. Huang, D. DiMase, J.M. Carulli, M. Tehranipoor, Y. Makris, Counterfeit integrated circuits: a rising threat in the global semiconductor supply chain. Proc. IEEE 102(8), 1207–1228 (2014)CrossRef
15.
R.W. Jarvis, M.G. McIntyre, Split Manufacturing Method for Advanced Semiconductor Circuits. US Patent 7,195,931 (2007)
16.
A.B. Kahng, J. Lach, W.H. Mangione-Smith, S. Mantik, I.L. Markov, M. Potkonjak, P. Tucker, H. Wang, G. Wolfe, Watermarking techniques for intellectual property protection, in Proceedings of the IEEE/ACM Design Automation Conference, 1998, pp 776–781
17.
R. Karri, J. Rajendran, K. Rosenfeld, M. Tehranipoor, Trustworthy hardware: identifying and classifying hardware Trojans. Computer 43(10), 39–46 (2010)CrossRef
18.
P. Kocher, J. Jaffe, B. Jun, Differential power analysis, in Advances in Cryptology (Springer, 1999), pp. 388–397
19.
F. Koushanfar, Integrated circuits metering for piracy protection and digital rights management: an overview, in Proceedings of the Great Lakes Symposium on VLSI, 2011, pp. 449–454
20.
Y.W. Lee, N. Touba, Improving logic obfuscation via logic cone analysis, in Proceedings of the Latin-American Test Symposium, 2015, pp. 1–6
21.
S.M. Plaza, I.L. Markov, Solving the third-shift problem in IC piracy with test-aware logic locking. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 34(6), 961–971 (2015)CrossRef
22.
J. Rajendran, Y. Pino, O. Sinanoglu, R. Karri, Logic encryption: a fault analysis perspective, Proceedings Design, Automation and Test in Europe, 2012, pp. 953–958
23.
J. Rajendran, Y. Pino, O. Sinanoglu, R. Karri, Security analysis of logic obfuscation, in Proceedings of the IEEE/ACM Design Automation Conference, 2012, pp. 83–89
24.
J. Rajendran, M. Sam, O. Sinanoglu, R. Karri, Security Analysis of integrated circuit camouflaging, in Proceedings of the ACM/SIGSAC Conference on Computer & Communications Security, 2013, pp. 709–720
25.
J. Rajendran, O. Sinanoglu, R. Karri, Regaining trust in VLSI design: design-for-trust techniques. Proc. IEEE 102(8), 1266–1282 (2014)CrossRef
26.
J. Rajendran, H. Zhang, C. Zhang, G. Rose, Y. Pino, O. Sinanoglu, R. Karri, Fault analysis-based logic encryption. IEEE Trans. Comput. 64(2), 410–424 (2015)MathSciNetCrossRef
27.
28.
M. Rostami, F. Koushanfar, R. Karri, A primer on hardware security: models, methods, and metrics. Proc. IEEE 102(8), 1283–1295 (2014)CrossRef
29.
J. Roy, F. Koushanfar, I.L. Markov, EPIC: ending piracy of integrated circuits, in Proceedings Design, Automation and Test in Europe, 2008, pp. 1069–1074
30.
J.A. Roy, F. Koushanfar, I.L. Markov, Ending piracy of integrated circuits. Computer 43(10), 30–38 (2010)CrossRef
31.
32.
K. Shamsi, M. Li, T. Meade, Z. Zhao, D.Z. Pan, Y. Jin, Cyclic obfuscation for creating sat-unresolvable circuits, in Proceedings of the on Great Lakes Symposium on VLSI 2017, 2017, ACM, pp. 173–178
33.
K. Shamsi, M. Li, T. Meade, Z. Zhao, D.Z. Pan, Y. Jin, AppSAT: approximately deobfuscating integrated circuits, in IEEE International Symposium on Hardware Oriented Security and Trust, 2017, pp. 95–100
34.
35.
P. Subramanyan, S. Ray, S. Malik, Evaluating the security of logic encryption algorithms, in Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, pp. 137–143
36.
R. Torrance, D. James, The State-of-the-Art in semiconductor reverse engineering, in Proceedings of the IEEE/ACM Design Automation Conference, 2011, pp. 333–338
37.
Y. Xie, A. Srivastava, Mitigating SAT attack on logic locking. IACR Cryptology ePrint Archive 2016, 590 (2016)
38.
39.
M. Yasin, O. Sinanoglu, Evolution of logic locking, in 2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 2017, pp. 1–6
40.
M. Yasin, B. Mazumdar, S.S. Ali, O. Sinanoglu, Security analysis of logic encryption against the most effective side-channel attack: DPA, in Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2015, pp. 97–102
41.
M. Yasin, B. Mazumdar, J. Rajendran, O. Sinanoglu, SARLock: SAT attack resistant logic locking, in IEEE International Symposium on Hardware Oriented Security and Trust, 2016, pp. 236–241
42.
43.
M. Yasin, J. Rajendran, O. Sinanoglu, R. Karri, On Improving the security of logic locking. IEEE Trans. CAD of Integr. Circuits Syst. (2016)
44.
M. Yasin, S.M. Saeed, J. Rajendran, O. Sinanoglu, Activation of logic encrypted chips: pre-test or post-test?, in Proceedings Design, Automation Test in Europe, 2016, pp. 139–144
45.
M. Yasin, B. Mazumdar, O. Sinanoglu, J. Rajendran, Removal attacks on logic locking and camouflaging techniques. IEEE Trans. Emerg. Topics Comput. 99(0) (2017)
46.
M. Yasin, A. Sengupta, M.T. Nabeel, M. Ashraf, J.J. Rajendran, O. Sinanoglu, Provably-secure logic locking: from theory to practice, in Proceedings of the ACM SIGSAC Conference on Computer and Communications Security, 2017, pp. 1601–1618
47.
M. Yasin, A. Sengupta, B.C. Schafer, Y. Makris, O. Sinanoglu, J.J. Rajendran, What to lock?: functional and parametric locking, in Great Lakes Symposium on VLSI, 2017, pp. 351–356
Metadaten
Titel
Hardware Security and Trust: Logic Locking as a Design-for-Trust Solution
verfasst von
Muhammad Yasin
Bodhisatwa Mazumdar
Jeyavijayan Rajendran
Ozgur Sinanoglu
Copyright-Jahr
2019
Buch
The IoT Physical Layer

Print ISBN: 978-3-319-93099-2

Electronic ISBN: 978-3-319-93100-5

Copyright-Jahr: 2019

DOI
https://doi.org/10.1007/978-3-319-93100-5_20

Neuer Inhalt

    Bildnachweise