2012 | OriginalPaper | Buchkapitel
High Speed BCD Adder
verfasst von : C. Sundaresan, C. V. S. Chaitanya, P. R. Venkateswaran, Somashekara Bhat, J. Mohan Kumar
Erschienen in: Proceedings of the 2011 2nd International Congress on Computer Applications and Computational Science
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
In recent trends managing, using and processing a high volume of data has become part of real time computation. As the importance of decimal arithmetic is growing in all financial, internet-based and commercial applications, more attention has to be paid for fast decimal data processing. Despite the widespread use of binary arithmetic, decimal computation remains essential for many applications, Decimal numbers are not only required whenever numbers are presented for human inspection, but also often used when fractions are involved. In this paper new design of high speed Binary Coded Decimal (BCD) addition is discussed.