As modern microprocessros and embedded processors employ deeper pipelines and issue multiple instructions per cycle, accurate branch predictors become an essential part of processor architectures. In this paper, we introduce a history length adjustable
predictor for the high-performance embedded processors and show its low-level implementation. Compared to the previous
predictor, history length adjustable
predictor selectively utilizes the branch history, resulting in substantial improvement in branch prediction accuracy.