nach oben

vorheriges Kapitel Modelling of Concurrent Systems in Hardware Lan...

nächstes Kapitel Conclusions

Tipp

Weitere Kapitel dieses Buchs durch Wischen aufrufen

2017 | OriginalPaper | Buchkapitel

9. Implementation of Concurrent Control Systems in FPGA

Erstes Kapitel lesen

Autor: Remigiusz Wiśniewski

Verlag: Springer International Publishing

Erschienen in: Prototyping of Concurrent Control Systems Implemented in FPGA Devices

» Jetzt Zugang zum Volltext erhalten

Abstract

This chapter deals with the implementation of the integrated concurrent control systems in an FPGA. At the beginning, an overview of the programmable devices is given including the structure and functionality of such systems. Next, the implementation rules of the concurrent systems in the FPGA are introduced. Furthermore, the possibility of partial reconfiguration of the controller implemented in reconfigurable device is discussed. Two reconfiguration approaches are proposed: static (the device is stopped during the configuration process) and dynamic (the device is running during the configuration process). The presented ideas are illustrated by examples of concurrent control systems shown in previous chapters. Please note, that general descriptions regarding structure of the FPGA and its reconfiguration possibility refer to the Xilinx Virtex-5 family.

Bitte loggen Sie sich ein, um Zugang zu diesem Inhalt zu erhalten

Jetzt einloggen Kostenlos registrieren

Sie möchten Zugang zu diesem Inhalt erhalten? Dann informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 69.000 Bücher
über 500 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Umwelt
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe

Testen Sie jetzt 30 Tage kostenlos.

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 50.000 Bücher
über 380 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Umwelt
Maschinenbau + Werkstoffe

Testen Sie jetzt 30 Tage kostenlos.

Jetzt informieren

Altera homepage: http://www.altera.com. Accessed 2016-03-04

Atmel Programmable Logic homepage: http://www.atmel.com/products/programmable-logic. Accessed 2016-03-04

Adamski M, Karatkevich A, Wegrzyn M (eds) (2005) Design of embedded control systems. Springer, New York. ISBN:0-387-23630-9

Altera Stratix V FPGAs: Ultimate flexibility through partial and dynamic reconfiguration: http://wl.altera.com/devices/fpga/stratix-fpgas/stratix-v/overview/partial-reconfiguration/stxv-part-reconfig.html. Accessed 2016-04-11

Baranov SI (1994) Logic synthesis for control automata. Kluwer Academic Publishers, Boston, MA CrossRefMATH

Barkalov A, Wegrzyn M, Wiśniewski R (2006) Partial reconfiguration of compositional microprogram control units implemented on FPGAs. In: Proceedings of IFAC workshop on programmable devices and embedded systems (Brno), pp. 116–119

Batlle J, Martı J, Ridao P, Amat J (2002) A new FPGA/DSP-based parallel architecture for real-time image processing. Real-Time Imaging 8(5):345–356 CrossRefMATH

Bukowiec A, Doligalski M (2013) Petri net dynamic partial reconfiguration in FPGA. In: Computer aided systems theory-EUROCAST. Springer, pp. 436–443

Chodowiec P, Gaj K (2003) Very compact FPGA implementation of the aes algorithm. In: Cryptographic hardware and embedded systems-CHES 2003. Springer, pp. 319–333

10.

Crookes, D, Benkrid, K, Bouridane A, Alotaibi K, Benkrid A (2000) Design and implementation of a high level programming environment for FPGA-based image processing. In: Vision, image and signal processing, IEE proceedings-, vol 147. IET, pp. 377–384

11.

Czerwinski R, Kania D (2012) Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess Microsyst Embed Hardw Des 36(1):45–61 CrossRef

12.

De Castro A, Zumel P, García O, Riesgo T, Uceda J (2003) Concurrent and simple digital controller of an ac/dc converter with power factor correction based on an FPGA. IEEE Trans Power Electron 18(1):334–343 CrossRef

13.

Deepakumara J, Heys HM, Venkatesan R (2001) FPGA implementation of MD5 hash algorithm. In: 2001, Canadian conference on electrical and computer engineering, vol 2. IEEE, pp. 919–924

14.

Doligalski M, Bukowiec A (2013) Partial reconfiguration in the field of logic controllers design. Int J Electron Telecommun 59(4):351–356 CrossRef

15.

Eguro K, Venkatesan R (2012) FPGA for trusted cloud computing. In: 2012 22nd international conference on field programmable logic and applications (FPL). IEEE, pp. 63–70

16.

Fons F, Fons M, Cantó E, López M (2013) Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications. J Real-Time Image Process 8(3):229–251 CrossRef

17.

Hauck S, DeHon A (2010) Reconfigurable computing: the theory and practice of FPGA-based computation. Morgan Kaufmann

18.

Johnston C, Gribbon K, Bailey D (2004) Implementing image processing algorithms on FPGAs. In: Proceedings of the eleventh electronics new zealand conference, ENZCon’04, pp. 118–123

19.

Kania D, Kulisz J (2007) Logic synthesis for PAL-based CPLD-s based on two-stage decomposition. J Syst Softw 80(7):1129–1141 CrossRef

20.

Lattice Semiconductor homepage: http://www.latticesemi.com. Accessed 2016-03-04

21.

Łabiak G, Wegrzyn M, Muñoz AR (2015) Statechart-based design controllers for FPGA partial reconfiguration. In: XXXVI symposium on photonics applications in astronomy, communications, industry, and high-energy physics experiments (Wilga 2015), International society for optics and photonics, pp. 96623Q–96623Q

22.

Maxfield C (2004) The design warrior’s guide to FPGAs. Academic Press Inc., Orlando, FL

23.

Maxfield M (2014) ASIC, ASSP, SoC, FPGA? What’s the difference?. EE Times

24.

Monmasson E, Cirstea MN (2007) FPGA design methodology for industrial control systems—a review. IEEE Trans Ind Electron 54(4):1824–1842 CrossRef

25.

Moreno-Munoz A, Pallarés-López V, la Rosa D, González JJ, Real-Calvo R, González-Redondo M, Moreno-García I (2013) Embedding synchronized measurement technology for smart grid development. IEEE Trans Ind Electron 9(1):52–61

26.

Nichols RK, Lekkas PC (2002) Wireless security. McGraw-Hill New York

27.

Okada S, Torii N, Itoh K, Takenaka M (2000) Implementation of elliptic curve cryptographic coprocessor over gf (2m) on an FPGA. In: Cryptographic Hardware and Embedded Systems—CHES 2000. Springer, pp. 25–40

28.

Park J, Hwang J-T, Kim Y-C (2005) FPGA and ASIC implementation of ecc processor for security on medical embedded system. In: Third international conference on information technology and applications, 2005. ICITA 2005, vol 2. IEEE, pp. 547–551

29.

Pingree PJ (2010) Advancing NASA’s on-board processing capabilities with reconfigurable FPGA technologies. INTECH Open Access Publisher

30.

Shreejith S, Fahmy SA, Lukasiewycz M (2013) Reconfigurable computing in next-generation automotive networks. IEEE Embed Syst Lett 5(1):12–15 CrossRef

31.

Tanaka H, Ohnishi K, Nishi H, Kawai T, Morikawa Y, Ozawa S, Furukawa T (2009) Implementation of bilateral control system based on acceleration control using FPGA for multi-DOF haptic endoscopic surgery robot. IEEE Trans Ind Electron 56(3):618–627 CrossRef

32.

Vivado design suite tutorial: Partial reconfiguration: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_1/ug947-vivado-partial-reconfiguration-tutorial.pdf. Accessed 2016-04-11

33.

Vivado design suite user guide: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_1/ug901-vivado-synthesis.pdf. Accessed 2016-04-11

34.

Wegrzyn M, Adamski M, Karatkevich A, Rosado-Muñoz A (2014) FPGA-based embedded logic controllers. In: Proceedings of the 7th IEEE international conference on human system interactions. Lisbon, Portugal, pp. 249–254

35.

Wiśniewski R (2009) Synthesis of compositional microprogram control units for programmable devices, vol 14. Lecture Notes in Control and Computer ScienceUniversity of Zielona Góra Press, Zielona Góra

36.

Wiśniewski R, Barkalov A, Titarenko L (2008) Partial reconfiguration of compositional microprogram control units implemented on an FPGA. In: Proceedings of IEEE East-West design & test symposium-EWDTS, vol 8, pp. 80–83

37.

Wiśniewski R, Grobelna I, Stefanowicz Ł (2016) Partial reconfiguration of concurrent logic controllers implemented in FPGA devices. In: 12th Internatinal conference of computational methods in sciences and engineering—ICCMSE’16, pp. TBD., Athens, Greece. (accepted for publication)

38.

Wiśniewski, R, Wiśniewska M, Adamski M (2016) Effective partial reconfiguration of logic controllers implemented in FPGA devices. In: Design of reconfigurable logic controllers. Springer, pp. 45–55

39.

Xilinx homepage: http://www.xilinx.com. Accessed 2016-03-04

40.

Xilinx implementation overview for FPGAs: http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/ise_c_implement_fpga_design.htm. Accessed 2016-04-11

41.

Xilinx partial reconfiguration user guide: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/ug702.pdf. Accessed 2016-04-11

42.

Xilinx Spartan 3E Data Sheet: http://www.xilinx.com/support/documentation/data_sheets/ds312.pdf. Accessed 2016-04-11

43.

Xilinx Virtex-II Pro Data Sheet: http://www.xilinx.com/support/documentation/data_sheets/ds083.pdf. Accessed 2016-04-11

44.

Xilinx Virtex-5 User Guide: http://www.xilinx.com/support/documentation/user_guides/ug190.pdf. Accessed 2016-04-11

Titel

Implementation of Concurrent Control Systems in FPGA

Buch

Prototyping of Concurrent Control Systems Implemented in FPGA Devices

Print ISBN: 978-3-319-45810-6

Electronic ISBN: 978-3-319-45811-3

https://doi.org/10.1007/978-3-319-45811-3

DOI

https://doi.org/10.1007/978-3-319-45811-3_9

Autor:

Remigiusz Wiśniewski

Verlag

Springer International Publishing

Sequenznummer

Kapitelnummer

Chapter 9

BranchenIndex Online

Die B2B-Firmensuche für Industrie und Wirtschaft: Kostenfrei in Firmenprofilen nach Lieferanten, Herstellern, Dienstleistern und Händlern recherchieren.

Zur B2B-Firmensuche

Whitepaper

- ANZEIGE -

Globales Erdungssystem in urbanen Kabelnetzen

Bedingt durch die Altersstruktur vieler Kabelverteilnetze mit der damit verbundenen verminderten Isolationsfestigkeit oder durch fortschreitenden Kabelausbau ist es immer häufiger erforderlich, anstelle der Resonanz-Sternpunktserdung alternative Konzepte für die Sternpunktsbehandlung umzusetzen. Die damit verbundenen Fehlerortungskonzepte bzw. die Erhöhung der Restströme im Erdschlussfall führen jedoch aufgrund der hohen Fehlerströme zu neuen Anforderungen an die Erdungs- und Fehlerstromrückleitungs-Systeme. Lesen Sie hier über die Auswirkung von leitfähigen Strukturen auf die Stromaufteilung sowie die Potentialverhältnisse in urbanen Kabelnetzen bei stromstarken Erdschlüssen. Jetzt gratis downloaden!

Bildnachweise