1990 | OriginalPaper | Buchkapitel
Introduction
verfasst von : Niraj K. Jha, Sandip Kundu
Erschienen in: Testing and Reliable Design of CMOS Circuits
Verlag: Springer US
Enthalten in: Professional Book Archive
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Very Large Scale Integration (VLSI) has enabled us to implement very complex circuits on a single chip. Complementary Metal Oxide Semiconductor (CMOS) technology has played a dominant role in allowing this to happen. The advantages of VLSI circuits are obvious. However, they do pose a problem. The problem is how do we test the VLSI chips to ensure that they function as they are supposed to. With chips containing a million or more transistors, testing has become a difficult and time-consuming job. Testing is becoming an increasing part of the time it takes from conception to marketing of a chip. This problem can only become more severe in the future.