Skip to main content
Erschienen in:
Buchtitelbild

2012 | OriginalPaper | Buchkapitel

1. Introduction

verfasst von : Érika Cota, Alexandre de Morais Amory, Marcelo Soares Lubaszewski

Erschienen in: Reliability, Availability and Serviceability of Networks-on-Chip

Verlag: Springer US

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The design and manufacturing of integrated circuits is currently based on the ­integration of a number of pre-designed intellectual property (IP) blocks, or cores, in a single chip. Although the reuse has always been present in the design of electronic circuits, this practice has been extended and formalized in the last two decades or so, becoming the new design paradigm of the electronic industry. The reuse of previously designed functional blocks is now the key for the design of high performance circuits with large gate counts in a short time. Such a design practice is known as core-based or IP-based design, or simply as System-on-Chip (SoC). The main difference between a SoC and a traditional System-on-Board (SoB), which is also based on previously designed parts, is that in the former, all cores are synthesized together in a single chip, whereas in the latter each functional block is synthesized and manufactured separately, and then mounted in a discrete board. Furthermore, the reusable blocks of the SoC are also known as virtual components, since they are delivered as a description of logic rather than a manufactured IC, and this constitutes another important difference between traditional design methods and core-based systems.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
Zurück zum Zitat Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Comput 35(1):70–78 Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Comput 35(1):70–78
Zurück zum Zitat Bergamaschi RA, Cohn J (2002) The A to Z of SoCs. In: Proceedings of the IEEE/ACM international conference on computer aided design (ICCAD), Yorktown Heights, pp 791–798 Bergamaschi RA, Cohn J (2002) The A to Z of SoCs. In: Proceedings of the IEEE/ACM international conference on computer aided design (ICCAD), Yorktown Heights, pp 791–798
Zurück zum Zitat Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the design automation conference (DAC), Las Vegas, pp 684–689 Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the design automation conference (DAC), Las Vegas, pp 684–689
Zurück zum Zitat Guerrier P, Greiner A (2000) A generic architecture for on-chip packet-switched interconnections. In: Proceedings of the design automation and test in Europe conference (DATE), Paris, pp 250–256 Guerrier P, Greiner A (2000) A generic architecture for on-chip packet-switched interconnections. In: Proceedings of the design automation and test in Europe conference (DATE), Paris, pp 250–256
Zurück zum Zitat Hutchings BL, Wirthlin MJ (1995) Implementation approaches for reconfigurable logic applications. In: Proceedings of the international workshop field-programmable logic and applications (FPL), Oxford, pp 419–428 Hutchings BL, Wirthlin MJ (1995) Implementation approaches for reconfigurable logic applications. In: Proceedings of the international workshop field-programmable logic and applications (FPL), Oxford, pp 419–428
Zurück zum Zitat ITRS (2010) International technology roadmap for semiconductors – 2010 update. Accessed 25 May 2011 ITRS (2010) International technology roadmap for semiconductors – 2010 update. Accessed 25 May 2011
Zurück zum Zitat Lu R, Koh C-K (2003) Samba-BUS: a high performance BUS architecture for system-on-chips. In: Proceedings of the IEEE/ACM international conference on computer aided design (ICCAD), San Jose, pp 8–12 Lu R, Koh C-K (2003) Samba-BUS: a high performance BUS architecture for system-on-chips. In: Proceedings of the IEEE/ACM international conference on computer aided design (ICCAD), San Jose, pp 8–12
Zurück zum Zitat Metra C, Favalli M, Riccó B (2000) Self-checking detection and diagnosis scheme for transient, delay and crosstalk faults affecting bus lines. IEEE Trans Comput 49(6):560–574CrossRef Metra C, Favalli M, Riccó B (2000) Self-checking detection and diagnosis scheme for transient, delay and crosstalk faults affecting bus lines. IEEE Trans Comput 49(6):560–574CrossRef
Zurück zum Zitat Pasricha S, Dutt N, Ben-Romdhane M (2006) Constraint-driven bus matrix synthesis for MPSoC. In: Proceedings of the Asia and South Pacific conference on design automation (ASPDAC), Yokohama, pp 30–35 Pasricha S, Dutt N, Ben-Romdhane M (2006) Constraint-driven bus matrix synthesis for MPSoC. In: Proceedings of the Asia and South Pacific conference on design automation (ASPDAC), Yokohama, pp 30–35
Zurück zum Zitat Rossi D, Nieuwland AK, van Dijk SVES, Kleihorst RP, Metra C (2008) Power consumption of fault tolerant busses. IEEE Trans Very Large Scale Integr Syst 16(5):542–553CrossRef Rossi D, Nieuwland AK, van Dijk SVES, Kleihorst RP, Metra C (2008) Power consumption of fault tolerant busses. IEEE Trans Very Large Scale Integr Syst 16(5):542–553CrossRef
Zurück zum Zitat Zeferino CA, Kreutz ME, Carro L, Susin AA (2002) A study on communication issues for systems-on-chip. In: Proceedings of the 15th symposium on integrated circuits and systems design (SBCCI), Porto Alegre, pp 121–126 Zeferino CA, Kreutz ME, Carro L, Susin AA (2002) A study on communication issues for systems-on-chip. In: Proceedings of the 15th symposium on integrated circuits and systems design (SBCCI), Porto Alegre, pp 121–126
Metadaten
Titel
Introduction
verfasst von
Érika Cota
Alexandre de Morais Amory
Marcelo Soares Lubaszewski
Copyright-Jahr
2012
Verlag
Springer US
DOI
https://doi.org/10.1007/978-1-4614-0791-1_1

Neuer Inhalt