Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Bücher
Zeitschriften
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
SLX-Digitalkonferenz: Zukunftswerkstatt 2024

Mehr Umsatz mit Top-Kontakten

Am 7. Mai erfahren Sie, wie Vertriebsteams Leadgenerierung, Leadnurturing und Leadstrategien effizient steuern können.
Erweiterte Suche
Anmelden
nach oben
Erschienen in:
Buchtitelbild

2015 | OriginalPaper | Buchkapitel

1. Introduction

verfasst von : Basab Bijoy Purkayastha, Kandarpa Kumar Sarma

Erschienen in: A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel

Verlag: Springer India

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

In this chapter an overview of phase lock loop is presented, starting with a short review of the history of the PLL in Sect. 1.2. In the following section, Sect. 1.3, various applications of a PLL are discussed. In Sect. 1.4, we discuss the implementation of PLL in communication centric applications. The continued progress in increasing performance, speed, reliability, and the simultaneous reduction in size and cost of integrated circuits (LSI and VLSI) has resulted in a strong interest in the implementation of the phase-locked loop (PLL) in the digital domain. In Sect. 1.5, we give a brief review of the digital version of PLL. Finally, the chapter ends with a note on the organization of this monograph.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Jetzt informieren
Nächstes Kapitel Transmitter Receiver Techniques
Literatur
1.
Vincent JH (1919) On some experiments in which two neighboring maintained oscillatory circuits affect a resonating circuit. Proc R Soc 32(part 2): 84–91, 1919–1920
2.
Appleton EV (1922) The automatic synchronization of triode oscillators. Proc Camb Phil Soc 21: 231–248, 1922–1923
3.
de Bellescize H (1932) La reception synchrone. Onde Electr 11:230–240
4.
Wendt KR, Fredendall GL (1943) Automatic frequency and phase control of synchronization in television receivers. Proc IRE 31:7–15CrossRef
5.
Huntoon RD (1947) Synchronization of oscillators. Proc IRE 35:1415–1423CrossRef
6.
7.
Foster DE, Seeley SW (1937) Automatic tuning, simplified circuits and design practice. Proc IRE Part 1 25(3):289–313CrossRef
8.
Rideout VC (1947) Automatic frequency control of microwave oscillators. Proc IRE 35(8):767–771
9.
MacColl LA (1945) Fundamental theory of servomechanisms. D.V. Nostrand Company, New York
10.
McAleer HT (1937) A new look at the phase-locked oscillator. Proc IRE 47(6):1137–1143CrossRef
11.
Rey TJ (1960) Automatic phase control: theory and design. Proc IRE 48(10):1760–1771CrossRef
12.
Grebene AB, Camenzind HR (1969) Phase locking as a new approach for tuned integrated circuits. In: ISSCC digest of technical papers, Feb 1969, pp 100–101
13.
Blanchard A (1976) Phase-locked loops: application to coherent receiver design. Wiley, New York
14.
Gardner FM (1979) Phaselock techniques, 2nd edn. Wiley, New York
15.
Lindsey WC, Chie CM (1981) A survey of digital phase-locked loops. Proc IEEE 69:410–431CrossRef
16.
Blinchikoof HJ, Vaughan GR (1982) All-pole phase-locked tracking filters. IEEE Trans Commun COM-30:2312–2318
17.
Haykin S (1994) Communication systems, 3rd edn. Wiley, New York
18.
Gardner FM (1979) Phaselock techniques, 2nd edn. Wiley, New York
19.
Lewis PH, Weingarten WE (1967) A comparison of second, third and fourth order phase-locked loops. IEEE Trans Aerosp Electron Syst 3:720–727CrossRef
20.
Rohde UL (1983) Digital PLL frequency synthesizers, theory and design. Prentice-Hall, Englewood Cliffs
21.
Egan WF (1999) Frequency synthesis by phase lock, 2nd edn. Wiley, New York
22.
Frigyes I, Szabo Z, Vanyai P (1989) Digital microwave transmission. Elsevier Science Publishers, Amsterdam
23.
Lindsey WC, Simon MK (1973) Telecommunication systems engineering. Prentice-Hall, Englewood Cliffs
24.
Moeneclaey M (1982) Linear phase-locked loop theory for cyclostationary input disturbances. IEEE Trans Commun COM-30:2253–2259
25.
Braun WR, Lindsey WC (1978) Carrier synchronization techniques for unbalanced QPSK signals, Parts I and II. IEEE Trans Commun COM-26:1325–1341
26.
McCallister RD, Simon MK (1981) Cross-spectrum symbol synchronization. In: Proceedings of ICC81, pp 34.3.1–34.3.6
27.
Holmes JK (1980) Tracking performance of the filter and square bit synchronizer. IEEE Trans Commun COM-28:1154–1158
28.
Van Trees HL (1968) Detection, estimation and modulation theory. Wiley, New YorkMATH
29.
Simon MK (1970) Nonlinear analysis of an absolute value type of early-late-gate bit synchronizer. IEEE Trans Commun COM-18(5):589–596
30.
Kolumban G, Vizvari B (1995) Nonlinear dynamics and chaotic behavior of the analog phase-locked loop. In: Proceedings of NDES, pp 99–102
31.
Gardner FM (1980) Charge-pump phase-lock loops. IEEE Trans Commun COM-28:1849–1858
32.
Westlake PR (1960) Digital phase control techniques. IRE Trans Commun Syst 8:237–246CrossRef
33.
Byrne CJ (1962) Properties and design of the phase-controlled oscillator with a sawtooth comparator. Bett Syst Tech J 41:559–602CrossRef
34.
Gupta SC (1968) On optimum digital phase locked loops. IEEE Trans Commun Technol COM-16(2):340–344
35.
Drogin EM (1967) Steering on course to safer air travel. Electron 27:95–102
36.
Pasternack G, Whalin RL (1968) Analysis and synthesis of a digital phase locked loop for FM demodulation. Bell Syst Tech J 47:2207–2237CrossRef
37.
Goto H (1970) A digital-phase locked loop for synchronizing digital networks. In: Proceedings of the international conference on communications
38.
Yamashita M (1976) Jitter reduction of a phase-locked loop. Proc IEEE 64:1640–1641CrossRef
39.
Larimore WE (1968) Synthesis of digital phase-locked loops. In: 1968 EASCON Record. pp 14–20
40.
Larimore WE (1969) Design and performance of a second-order digital phaselocked loop. Symposiyum computer processing in, communications, pp 343–357
41.
Greco J, Garodnick J, Schilling DL (1972) An all digital phase locked loop for FM demodulation. In: Proceedings of international conference communications
42.
Greco J, Garodnick J, Schilling DL (1972) An all digital phase locked loop. In: Proceedings of international telemetering conference, vol VIII, pp 119–123
43.
Greco J, Schilling DL (1973) An all digital phase locked loop for FM demodulation. In: Proceedings of international conference on communications, pp 43:37–43:41
44.
Garodnick J, Greco J, Schilling DL (1974) Response of an all digital phase-locked loop. IEEE Trans Commun Technol COM-22:751–764
45.
Cahn CR, Leimer DK (1980) Digital phase sampling for microcomputer implementation of carrier acquisition and coherent tracking. IEEE Trans Commun Technol COM-28:1190–1196
46.
Natali FD (1968) Accurate digital detection of angle modulated signals. In: 1968 EASCON Record, pp 407–412
47.
Gill GS, Gupta SC (1972) First-order discrete phase-locked loop with applications to demodulation of angle-modulated carrier. IEEE Trans Commun Technol COM-70:454–462
48.
Gill GS, Gupta SC (1972) On higher order discrete phaselocked loops. IEEE Trans Aerosp Electron Syst 8:615–623CrossRef
49.
Natali FD (1972) All digital coherent demodulator techniques. In: Proceedings of international telemetering conference, vol VIII, pp 89–108
50.
Reddy CP, Gupta SC (1972) Demodulation of FM signals by a discrete phase-locked loop. In: Proceedings of international telemetering conference, vol VIII, pp 124–133
51.
Reddy CP, Gupta SC (1972) A class of all digital phase locked loops: modeling and analysis. In: Proceedings of national telecommunication conference, p 326
52.
Reddy CP, Gupta SC (1974) An all digital phase locked loop for synchronization of a sinusoidal signal embedded in white Gaussian noise. In: Proceedings of national telemetering conference
53.
Weinberg A, Liu B (1974) Discrete time analyses of non-uniform sampling first- and second-order digital phase-locked loops. IEEE Trans Commun Technol COM-22:123–137
54.
Koizumi T, Miyakawa H (1977) Statistical analyses of digital phase-locked loops with time delay. IEEE Trans Commun COM-25:731–735
55.
Chie CM (1978) Mathematical analogies between first-order digital and analog phase-locked loops. IEEE Trans Commun COM-26:860–865
56.
Lindsey WC, Chie CM (1978) Acquisition behavior of a firstorder digital phase-locked loop. IEEE Trans Commun COM-26:1364–1370
57.
D’Andrea N, Russo F (1978) A binary quantized digital phaselocked loop: a graphical analysis. IEEE Trans Commun COM-26:1355–1364
58.
Russo F (1979) Graphical analysis of a digital phase-locked loop. IEEE Trans Aerosp Electron Syst 15:88–94CrossRef
59.
D’Andrea N, Russo F (1980) Multilevel quantized PDLL behavior with phase- and frequency-step plus noise input. IEEE Trans Commun Technol COM-28:1373–1382
60.
Rocha LF (1979) Simulation of a discrete PLL with variable parameters. Proc IEEE 67:440–442CrossRef
61.
Chie CM (1980) A second-order frequency-aided digital phase-locked loop for Doppler rate tracking. IEEE Trans Commun Technol COM-28:1431–1436
62.
Osborne HC (1980) Stability analysis of an Nth power digital phaselocked loop-part I: first-order DPLL. IEEE Trans Commun Technol COM-28:1343–1354
63.
Osborne HC (1980) Stability analysis of an Nth power digital phase-locked loop-part II: second- and third-order DPLLś. IEEE Trans Commun Technol COM-28:1355–1364
64.
Holmes JK (1972) Performance of a first-order transition sampling digital phase-locked loop using random-walk models. IEEE Commun Technol COM-20:119–131
65.
Tegnelia CR (1972) A simple second-order digital phase-locked loop. In: Proceedings of international telemetering conference, vol VIII, pp 108–118
66.
Holmes JK, Tegnelia CR (1974) A second-order all digital phaselocked loop. IEEE Trans Commun Technol COM-22:62–68
67.
Lesh JR (1975) Calculating acquisition behavior for completely digital phase-lock loop loops. JPL DSN Prop Rep 42–39:33–45
68.
Majumdar T (1979) Range extension of a digital phase-locked loop. Proc IEEE 67:1574–1575CrossRef
69.
Cernuschi-Frias B, Rocha LF (1980) An extension of the Gill and Gupta discrete phase-locked loop. Proc IEEE 68
70.
Cessna JR, Levy JDM (1972) Phase noise and transient times for a binary quantized digital phase-locked loop in white Gaussian noise. IEEE Trans Commun Technol COM-20:94–104
71.
Cessna JR (1972) Digital phase locked loops with sequential loop filters: a case for coarse quantization. In: Proceedings of international telemetering conference, vol VIII, pp 136–148
72.
Yamamoto A, Mori S (1978) Performance of a binary quantized all digital phase-locked loop with a new class of sequential filter. IEEE Trans Commun COM-26:35–45
73.
74.
Kelly CN, Gupta SC (1972) The digital phase locked loop as a near optimum FM demodulator. IEEE Trans Commun Technol COM-20:406–411
75.
Kelly CN, Gupta SC (1972) Discrete time demodulation of continuous time signals. IEEE Trans Inf Theory 18:488–493CrossRefMATH
76.
Polk DR, Gupta SC (1973) Quasi-optimum digital phase-locked loops. IEEE Trans Commun Technol COM-21:75–82
77.
Polk DR, Gupta SC (1973) An approach to the analysis of performance of quasioptimum digital phase-locked loops. IEEE Trans Commun Technol COM-21:733–738
78.
McBride AL (1973) On optimum sampled-data FM demodulation. IEEE Trans Commun Technol COM-21:40–50
79.
Hurst GT, Gupta SC (1974) Quantizing and sampling considerations in digital phase locked loops. IEEE Trans Commun Technol COM-22:68–72
80.
Hurst GT, Gupta SC (1974) On the performance of digital phase locked loops in the threshold region. IEEE Trans Commun Technol COM-22:724–726
81.
Weinberg A, Liu B (1975) Digital phase lock for optimum demodulation. IEEE Trans Aerosp Electron Syst 11:1269–1280CrossRef
82.
Dharamsi MT, Gupta SC (1975) Discrete-time demodulation of angle modulated analog signals in fading channels. J Inf Sci
83.
Takhar G (1976) On signals over multipath channels for aeronautical communication (PhD Thesis abstracts). IEEE Trans Inf Theory 22(1):124CrossRef
84.
85.
Saeki T et al (1996) A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay. IEEE J Solid-State Circuits 31:1656–1665CrossRef
86.
Hatakeyama A et al (1997) A 256-Mb SDRAM using a register-controlled digital DLL. IEEE J Solid-State Circuits 32:1728–1732CrossRef
87.
Kim CH et al (1998) A 64-Mbit, 640-Mbyte/s bidirectional data strobed, double-data-rate SDRAM with a 40-mW DLL for a 256-Mbyte memory system. IEEE J Solid-State Circuits 33:1703–1708CrossRef
88.
Geannopoulos G, Dai X (1998) An adaptive digital deskewing circuit for clock distribution networks. In: ISSCC digest of technical papers, February 1998, pp 400–401
89.
Eto S et al (1998) A 1Gb SDRAM with ground level precharged bit line and nonboosted 2.1-V word line. IEEE J Solid-State Circuits 33:1697–1701CrossRef
90.
Garlepp B et al (1999) A portable digital DLL for high-speed CMOS interface circuits. IEEE J Solid-State Circuits 34(5):632–642CrossRef
91.
Lin F, Miller J, Schoenfeld A, Ma M, Baker RJ (1999) A register-controlled symmetrical DLL for double-data-rate DRAM. IEEE J Solid-State Circuits 34(4):565–568CrossRef
92.
Dunning J, Garcia G, Lundberg J, Nuckolls E (1995) An all-digital PLL with 50-cycle lock time suitable for high-performance microprocessors. IEEE J Solid-State Circuits 30:412–422CrossRef
93.
Chiang JS, Chen KY (1998) A 3.3V all digital phase-locked loop with small DCO hardware and fast phase lock. In: Symposium on VLSI circuits digest of technical papers
94.
Staszewski RB, Leipold D, Muhammad K, Balsara PT (2003) Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process. IEEE Trans Circuits Syst II 50(11):815–828CrossRef
95.
Dalt ND, Thaller E, Gregorius P, Gazsi L (2005) A compact tripleband low-Jitter digital LC PLL with programmable coil in 130-nm CMOS. IEEE J Solid-State Circuits 40(7):1482–1490CrossRef
96.
Khalil AH, Ibrahim KT, Salama AE (2002) Digital of ADPLL for good phase and frequency tracking performance. In: Proceedings of the nineteenth national radio science conference (NRSC 2002), Alexandria, March 2002, pp 284–290
97.
Best RE (2003) Phase locked loops design simulation and applications, 5th edn. McGraw-Hill Professional, New York, pp 205–246
98.
Rahmatullah N (2005) Design of all digital FM receiver circuit. Project report in Institute Technology Bandung, Indonesia
99.
Staszewski RB et al (2005) All-digital PLL and transmitter for mobile phones. IEEE J Solid-State Circuits 40(12):2469–2482CrossRef
100.
Shan CH, Chen Z, Wang Y (2006) An all digital phase-locked loop based on double edge triggered flip-flop. In: Proceedings of 8th IEEE international conference on solid-state and integrated circuit technology (ICSICT’06), China, pp 1990–1992
101.
Brito MJP, Bampi S (2008) Design of a digital FM demodulator based on a 2nd-order all digital phase locked loop. J Analog Integr Circuit Signal Process
102.
Hatai I, Chakrabarti I (2009) FPGA implementation of digital FM modem. In: Proceedings of IEEE international conference on information and multimedia technology, ICIMT09, India, pp 475–479
103.
Hong SC (2009) An all digital phase-locked loop system with high performance on wideband frequency tracking. IEEE Trans Circuit Syst 52(10)
104.
Kumn M, Klingbeil H (2010) An FPGA-based linear all- digital phase-locked loop. IEEE Trans Circuit Syst 57(9)
105.
Yau TY, Caohuu T (2011) An efficient all-digital phase-locked loop with input fault detection. In: Proceedings of IEEE conference, information science and applications (ICISA)
106.
Lin J, Haroun B, Foo T, Wang J-S, Helmick B, Randall S, Mayhugh T, Barr C, Kirkpatric J (2004) A PVT tolerant 0.18 MHz to 600 MHz self-calibrated digital PLL in 90 nm CMOS process. In: Proceedings of IEEE international solid-state circuits conference, San Francisco, February 2004, pp 488–541
107.
Bonfanti A, Amorosa F, Samori C, Lacaita L (2003) A DDS-based PLL for 2.4-GHz frequency synthesis. IEEE Trans Circuits Syst-II: Analog Digit Signal Process 50(12):1007–1010CrossRef
Metadaten
Titel
Introduction
verfasst von
Basab Bijoy Purkayastha
Kandarpa Kumar Sarma
Copyright-Jahr
2015
Verlag
Springer India
Buch
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel

Print ISBN: 978-81-322-2040-4

Electronic ISBN: 978-81-322-2041-1

Copyright-Jahr: 2015

DOI
https://doi.org/10.1007/978-81-322-2041-1_1

Neuer Inhalt

    Bildnachweise