Abstract
Four circuit schemes that use partial positive feedback for gain enhancement in CMOS OTAs are examined. These circuit schemes are classified as type I and type II circuits. Type I circuits use a differential input pair with positive feedback and type II circuits use a active load with positive feedback. As the primary emphasis of these circuits is for micropower operation, the circuits have been examined in detail in the subthreshold region. A comparison of the primary characteristics of these circuits together with simulation results are presented. It is shown that partial positive feedback is a viable technique to increase the gain and the bandwidth of CMOS OTAs. Without any increase in power, a 20 dB increase in gain and a 5X improvement in bandwidth is feasible.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
E. Vittoz, “Micropower techniques,” inDesign of VLSI Circuits for Telecommunication and Signal Processing, edited by J. Franca and Y. Tsividis, Prentice Hall, 1993.
E. Vittoz, “The design of high performance analog circuits on digital CMOS chips,”IEEE J. Solid-State Circuits, vol. SC-20, pp. 675–665, June 1985.
F. Krummenacher, “High voltage gain CMOS OTA for micropower SC filter,”Electronics Letter, vol. 17, pp. 160–162, 1981.
B. J. Hosticka, “Dynamic CMOS amplifier,”IEEE J. Solid-State Circuits, vol. SC-17, pp. 507–512, June 1982.
M. G. DeGrauwe, J. Rijmenants, and E. Vittoz, “Adaptive biasing CMOS amplifiers,”IEEE J. Solid-State Circuits, vol. SC-15, pp. 522–528, June 1982.
R. Castello, A. Grassi, and S. Donati, “A 500-nA sixth-order bandpass SC filter,”IEEE J. Solid-State Circuits, vol. SC-25, pp. 669–676, June 1990.
D. Allstot, “A precision variable-supply CMOS comparator,”IEEE J. Solid-State Circuits, vol. SC-17, pp. 1080–1087, Dec. 1982.
E. Vittoz and J. Fellrath, “CMOS analog integrated circuits based on weak inversion,”IEEE J. Solid-State Circuits, vol. SC-12, pp. 224–231, June 1977.
E. Vittoz, “Very low power circuit design: fundamental and limits,”IEEE International Symposium on Circuits and Systems, pp. 1439–1442, 1993.
M. G. DeGrauwe and W. M. C. Sansen, “Current efficiency of MOS transconductance amplifiers,”IEEE J. Solid-State Circuits, vol. SC-18, pp. 652–664, Dec. 1983.
G. Reimbold, “Modified l/f trapping noise theory and experiments in MOS transistors biased from weak to strong inversion-influence of interface states,”IEEE Trans. Electron Devices, vol. ED-31, pp. 1190–1198, Sept. 1984.
J. Bertails, “Low frequency noise considerations for MOS amplifier design,”IEEE J. Solid-State Circuits, vol. SC-14, pp. 773–776, August 1979.
C. Schutte and P. Rademeyer, “Subthreshold l/f noise measurements in MOS transistors aimed at optimizing focal plane array signal processing,”Analog Integrated Circuits and Signal Processing, vol. 2, pp. 171–177, 1992.
M. Pelgrom, A. Duinmaijer, and A. Welbers, “Matching properties of MOS transistors,”IEEE J. Solid-State Circuits, vol. SC-24, pp. 1433–1440, October 1989.
“HSPICE User's Manual,” Meta-Software, Campbell, California, 1992.
Nyquist, H. “Regeneration theory,”Bell Sys. Tech, J. H. 126–147, 1932.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Wang, R., Harjani, R. Partial positive feedback for gain enhancement of low-power CMOS otas. Analog Integr Circ Sig Process 8, 21–35 (1995). https://doi.org/10.1007/BF01239377
Issue Date:
DOI: https://doi.org/10.1007/BF01239377