Skip to main content

Advertisement

SpringerLink
Log in

Design and Analysis of DGDMJL TFET for Biosensing Applications

  • Original Paper
  • Published:
Silicon Aims and scope Submit manuscript

Abstract

This paper presents a new design of charge plasma junctionless tunnel field effect transistor (CP JLTFET) with improved ON current, surface potentials. For the ease of fabrication, source and drain regions are induced in intrinsic silicon material using proper metal workfunctions. The rate of tunneling of electrons is found more in case of proposed CP JLTFET. This increased the ON state performance of device i.e. ON drive current, potential and electric field. We have simulated and analysed the proposed with different dielectric values like K = 1, K = 6 for the detection of biological molecules. In our analysis, the proposed device have shown pronounced electrical parameters like drain current, surface potential for various materials like SiO2, HfO2 and TiO2. Higher dielectric constants result in better drain current values which leads to an increase in the sensitivity of the device. The increase in tunneling of electrons is mainly due to high recombination of carriers in the channel region. The proposed device simulated their electrical parameters like drain current, surface potentials, electric field, and energy bands with different materials and also sensing capabilities. These excellent performance parameters of the proposed device with an appropriate material can be used for sensing application of biomolecules by introducing a cavity in the device. We have observed that the charge carriers recombination rate increases for the proposed device and this impact and improvements in drain current, surface potential, electric field and energy bands. By introducing the nanocavity with length of 7 nm for the proposed device under gate overlap region, the improvement in performance parameters, and It provides better drain current sensitivity that shows the proposed device is more suitable for biosensing applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Data Availability

There are no linked research data sets for this submission. The following reason is given: No data was used for the research described in the article.

References

  1. Kumar MJ, Vishnoi R, Pandey P (2017) Tunnel field-effect transistors (TFET): Modelling and simulations. Wiley Publishers, Hoboken

    Google Scholar 

  2. Moore GE (1998) Cramming more components onto integrated circuits. Proc IEEE 86(1):82–85

    Article  Google Scholar 

  3. Boucart K, Ionescu AM (2007) Double-gate tunnel FET with high-k gate dielectric. IEEE Trans Electron Devices 54(7):1725–1733

    Article  CAS  Google Scholar 

  4. Woerlee PH et al (2001) RF-CMOS performance trends. IEEE Trans Electron Devices 48(8):1776–1782

    Article  Google Scholar 

  5. Bangsaruntip S, Cohen GM, Majumdar A, Sleight JW (Jul.2010) Universality of short-channel effects in undoped-body silicon nanowire MOSFETs. IEEE Electron Device Lett 31(9):903–905

    Article  CAS  Google Scholar 

  6. Kumar M, Hussain MA, Paul SK (2012) Performance of a two input nand gate using subthreshold leakage control techniques. J Electron Devices 14:1161–1169

    Google Scholar 

  7. Ionescu AM, Riel H (2011) Tunnel field effect transistors as energy efficient electronics switches. Nature 479(7373):329–337

    Article  CAS  PubMed  Google Scholar 

  8. Choi WY, Park B-G, Lee JD et al (Aug.2007) Tunneling field-effect transistor (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett 28(8):743–745

    Article  CAS  Google Scholar 

  9. Kumar S, Goel E, Singh K, Singh B, Singh PK, Baral K, Jit S (2017) 2-D analytical modeling of the electrical characteristics of dual-material double-gate TFETs with a SiO2/HfO2 stacked gate-oxide structure. IEEE Trans Electron Devices 64(3):960–968

    Article  CAS  Google Scholar 

  10. Ghosh B, Akram MW (May2013) Junctionless tunnel field effect transistor. IEEE Electron Device Lett 34(5):584–586

    Article  CAS  Google Scholar 

  11. Tirkey S, Sharma D, Ram B, Yadav DS (Sep.2017) Introduction of a metal strip in oxide region of junctionless tunnel field-effect transistor to improve DC and RF performance. J Comput Electron 16(3):714–720

    Article  CAS  Google Scholar 

  12. Raad BR, Tirkey S, Sharma D, Kondekar P (April 2017) A New Design Approach of Dopingless Tunnel FET for Enhancement of Device Characteristics. IEEE Trans Electron Devices 64(4):1830–1836

    Article  CAS  Google Scholar 

  13. Kondekar PN, Nigam K, Pandey S, Sharma D (Feb.2017) Design and Analysis of Polarity Controlled Electrically Doped Tunnel FET With Bandgap Engineering for Analog/RF Applications. IEEE Trans Electron Devices 64(2):412–418

    Article  CAS  Google Scholar 

  14. Kumar MJ, Janardhanan S (2013) Doping-less tunnel field effect transistor: Design and investigation. IEEE Trans Electron Devices 60(10):3285–3290

    Article  CAS  Google Scholar 

  15. Ionescu AM, Riel H (2010) Tunnel field-effect transistors as energyefficient electronic switches. Nature/em 479(7373):329–337

    Article  Google Scholar 

  16. Sahoo S, Dash S, Mishra GP (2019) Work-function modulated hetero gate charge plasma TFET to enhance the device performance. Devices for Integrated Circuit (DevIC) 2019:461–464

    Google Scholar 

  17. Verma A, Sharma S, Bharti S, Bharti M, Kaur B, “Design of Tunnel Junction Engineered Dopingless TFET for Low power Applications,”, (2020) International Symposium on Devices. Circuits and Systems (ISDCS) 2020:1–6

    Google Scholar 

  18. Yadav S, Sharma D, Aslam M, Soni D (2017) A Novel Analysis to Reduce Leakage Current in Charge Plasma Based TFET, 2017 14th IEEE India Council International Conference (INDICON), pp 1–3. https://doi.org/10.1109/INDICON.2017.8487606

  19. Bhardwaj TK, Kakkar D, Raj B (2019) Comparative study of on-drive-current improvement techniques in charge plasma TFET,. In: 3rd International conference on Electronics. Communication and Aerospace Technology (ICECA) 2019, pp 122–127. https://doi.org/10.1109/ICECA.2019.8821881

  20. ATLAS Device Simulation Software (2014) Silvaco Int., Santa Clara, CA, USA

  21. Kanungo S, Chattopadhyay S, Gupta PS, Rahaman H (Mar.2015) Comparative performance analysis of the dielectrically modulated full-gate and short-gate tunnel FET-based biosensors. IEEE Trans Electron Devices 62(3):994–1001

    Article  Google Scholar 

  22. Manaswi D, K Srinivasa Rao, Girish Wadhwa (2023) Design and Parametric Analysis of Charge Plasma JLTFET for Biosensor Applications, IEEE Open J Nanotech. https://doi.org/10.1109/OJNANO.2022.3224462

  23. Chandan BV, Nigam K, Sharma D (Apr.2018) Junctionless based dielectric modulated electrically doped tunnel FET based biosensor for label-free detection. Micro Nano Lett 13(4):452–456

    Article  CAS  Google Scholar 

  24. Biswas Arpita, Rajan Chithraja, Samajdar Dip Prakash (2022) Sensitivity Analysis of Physically Doped, Charge Plasma and Electrically Doped TFET Biosensors. Silicon 14.12:6895–6908

    Article  Google Scholar 

  25. Gopal Girdhar et al (2022) Stacked ferroelectric heterojunction tunnel field effect transistor on a buried oxide substrate for enhanced electrical performance. Semiconductor Sci Technol 37.10:105006

    Article  Google Scholar 

  26. Karmakar, Priyanka, Sahu PK (2022) Study and Analysis of Dielectrically Modulated Vertical Tunnel FET Biosensor Considering Non-Ideal Hybridization. Silicon : 1–15

  27. Gopal G, Tarun V (2021) Simulation-based analysis of ultra thin-body double gate ferroelectric TFET for an enhanced electric performance. Silicon 14(12):6553–6563

    Article  Google Scholar 

  28. Talukdar J, Rawat G, Mummaneni K (2019) A Novel Extended Source TFET with δp+- SiGe Layer. Silicon 12:2273–2281

    Article  Google Scholar 

  29. Kumar, K, et al. (2022) Implementation of Band Gap and Gate Oxide Engineering to Improve the Electrical Performance of SiGe/InAs Charged Plasma-Based Junction less-TFET. Silicon : 1–11. Compare on current, threshold voltage and SS of your device with existing mentioned literatures

  30. Mustakim N, Hussain S, Saha JK (2020) Characterization of Charge Plasma-based Junctionless Tunneling Field Effect Transistor (JL-TFET), 2020 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), pp. 40–43

Download references

Acknowledgements

The authors would like to thank National Institute of Technology Silchar and Mizoram University, Aizwal for providing necessary support for computational tools to carry out this research work.

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation (Deemed to Be University), Green Fields, Vaddeswaram, Guntur, 522502, Andhra Pradesh, India

    D. Manaswi & K. Srinivasa Rao

Authors
  1. D. Manaswi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. K. Srinivasa Rao
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

Author 1(D. Manaswi): Conceived and design the analysis, Contributed data and analysis tools, and wrote the paper. Author 2 (K.Srinivasa Rao): Performed the analysis, Calibrated the results and worked data analysis of the paper.

Corresponding author

Correspondence to K. Srinivasa Rao.

Ethics declarations

Ethical Approval and Consent to participate

“All procedures performed in studies involving human participants were in accordance with the ethical standards of the institutional and/or national research committee and with the 1964 Helsinki declaration and its later amendments or comparable ethical standards.

Informed Consent

“Informed consent was obtained from all individual participants included in the study.”

Research involving Human Participants and/ or Animals

Not Applicable.

Consent for Publication

Not Applicable.

Conflict of Interest

All authors have participated in (a) conception and design, or analysis and interpretation of the data; (b) drafting the article or revising it critically for important intellectual content; and (c) approval of the final version. This manuscript has not been submitted to, nor is under review at, another journal or other publishing venue. The authors have no affiliation with any organization with a direct or indirect financial interest in the subject matter discussed in the manuscript. The following authors have affiliations with organizations with direct or indirect financial interest in the subject matter discussed in the manuscript:

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Manaswi, D., Rao, K.S. Design and Analysis of DGDMJL TFET for Biosensing Applications. Silicon 15, 5947–5961 (2023). https://doi.org/10.1007/s12633-023-02402-w

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-023-02402-w

Keywords

Search

Navigation