Abstract
Partial serial scan as a design for testability technique permits automatic generation of high fault coverage tests for sequential circuits with less hardware overhead and less performance degradation than full serial scan. The objective of the partial scan flip-flop selection method proposed here is to obtain maximum fault coverage for the number of scan flip-flops selected. Empirical Testability Difference (ETD), a measure of potential improvement in the testability of the circuit, is used to successively select one or more flip-flops for addition or deletion of scan logic. ETD is calculated by using testability measures based on empirical evaluation of the circuit with the acutal automatic test pattern generation (ATPG) system. In addition, once such faults are known, ETD focuses on the hard-to-detect faults rather than all faults and uses heuristics to permit effective selection of multiple flip-flops without global optimization. Two ETD algorithms have been extensively tested by using FASTEST ATPG [1, 2] on fourteen of the ISCAS89 [3] sequential circuits. The results of these tests indicate that ETD yields, on average, 35% fewer uncovered detectable faults for the same number of scanned flip-flops or 27% fewer scanned flip-flops for comparable fault coverage relative to cycle-breaking methods.
Similar content being viewed by others
References
T. Kelsey and K. Saluja, “Fast Test Generation for Sequential Circuits”,Proc. Int. Conf. on Computer-Aided Design, pp. 354–357, 1989.
T. Kelsey, K. Saluja, and S. Lee, “An Efficient Algorithm for Sequential Circuit Test Generation”IEEE Trans. on Computers, Vol. 42, pp. 1361–1371, November 1993.
F. Brglez, D. Ryan, and K. Kozminski,”Proc. Int. Sym. Circuits and Systems, pp. 1929–1934, 1989.
S. Seshu and D. Freeman, “The Diagnosis of Asynchronous Switching Systems,”IRE Trans. on Electronic Computers, Vol. EC-11, pp. 459–465, 1962.
T. Williams and K. Parker, “Design for Testability—A Survey,”Proc. IEEE, Vol. 71, pp. 46–60, January 1973.
E. Trischler, “Incomplete Scan Path with an Automatic Test Generation Methodology,”Proc. IEEE Test Conf., pp. 153–162, 1980.
E. Trischler, “Random Testing Using Scan Path Technique,” US Patent 4,534,028, August 1985.
T.-H. Chen and M. Breuer, “Automatic Design for Testability via Testability Measures”,IEEE Trans. Computer-Aided Design, Vol. CAD-4, pp. 3–11, January 1985.
V. Chickermane and J. Patel, “An Optimization Based Approach to the Partial Scan Design Problem,”Proc. Int. Test Conf., pp. 377–386, 1990.
V. Agrawal and K.-T. Cheng, “An Economical Scan Design for Sequential Logic Test Generation,”Dig. Int. Sym. Fault-Tolerant Computing, pp. 28–35, 1989.
R. Gupta, R. Gupta, and M. Breuer, “BALLAST: A Methodology for Partial Scan Design,”Dig. Int. Sym. Fault-Tolerant Computing, pp. 118–125, 1989.
H. Wunderlich and A. Kunzmann, “An Analytical Approach to the Partial Scan Problem,”J. of Electronic Testing: Theory and Appl., Vol. 1, pp. 163–174, May 1990.
H. Gundlach and K. Muller-Glaser, “On Automatic Testpoint Insertion in Sequential Circuits,”Proc. Int. Test Conf., pp. 1072–1079, 1990.
D. Lee and S. Reddy, “On Determining Scan Flip-Flops in Partial Scan Design,”Proc. Int. Conf. Computer-Aided Design pp. 322–325, 1990.
R. Marlett and S. Pollock, “Guaranteeing ASIC Testability,”VLSI Systems Design, pp. 70–73, 76, August 1988.
H.-K. Ma, S. Devadas, A. Newton, and A. Sangiovanni-Vincentelli, “An Incomplete Scan Design Approach to Test Generation for Sequential Machines,”Proc. Int. Test Conf., pp. 730–734, 1988.
L. Goldstein and E. Thigpen, “SCOAP: Sandia Controllability/Observability Analysis Program,”Proc. Design Automation Conf., pp. 190–196, 1980.
S. Jain and V. Agrawal, “Statistical Fault Analysis,”IEEE Design & Test of Computers, Vol. 2, pp. 38–44, February 1985.
P. Parikh and M. Abramovici, “A Cost-Based Approach to Partial Scan,”Proc. Design Automation Conf., pp. 255–259, 1993.
M. Abramovici, J. Kalikowski, and R. Roy, “The Best Flip-Flop to Scan,”Proc. Int. Test Conf., pp. 166–173, 1991.
R. Grimaldi,Discrete and Combinational Mathematics, 2nd Ed., Addison-Wesley: Reading, MA, 1989.
K. Kim and C. Kime, “Partial Scan Using Reverse Direction Empirical Testability,”Proc. Int. Test Conf., pp. 498–506, 1993.
K. Kim,Sequential Circuit Test Pattern Generation using Empirical Partial Scan and Distributed Computation, Ph.D. Dissertation, University of Wisconsin, Madison, Wisconsin 1992.
K. Kim and C. Kime, “Partial Scan by Use of Empirical Testability,”Dig. Int. Conf. Computer-Aided Design, pp. 314–317, 1990.
Author information
Authors and Affiliations
Additional information
This work was performed while the author was with the University of Wisconsin-Madison.
Rights and permissions
About this article
Cite this article
Kim, K.S., Kime, C.R. Partial scan flip-flop selection by use of empirical testability. J Electron Test 7, 47–59 (1995). https://doi.org/10.1007/BF00993313
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF00993313