Skip to main content
Log in

Nanocrystalline silicon thin-film transistors with 50-nm-thick deposited channel layer, 10 cm2V-1s-1 electron mobility and 108 on/off current ratio

  • Published:
Applied Physics A Aims and scope Submit manuscript

Abstract.

Thin-film transistors were made using 50-nm-thick directly deposited nanocrystalline silicon channel layers. The transistors have a coplanar top gate structure. The nanocrystalline silicon was deposited from discharges in silane, hydrogen and silicon tetrafluoride. The transistors combine a high electron field effect mobility of ∼10 cm2 V-1s-1 with a low ‘off’ current of ∼10-14 A per μm of channel length and an ‘on’/‘off’ current ratio of ∼108. This result shows that transistors made from directly deposited silicon can combine high mobility with low ‘off’ currents.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

Author information

Authors and Affiliations

Authors

Additional information

Received: 28 May 2001 / Accepted: 30 May 2001 / Published online: 30 August 2001

Rights and permissions

Reprints and permissions

About this article

Cite this article

Min, R., Wagner, S. Nanocrystalline silicon thin-film transistors with 50-nm-thick deposited channel layer, 10 cm2V-1s-1 electron mobility and 108 on/off current ratio . Appl Phys A 74, 541–543 (2002). https://doi.org/10.1007/s003390100927

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1007/s003390100927

Navigation