Skip to main content
Erschienen in: Neural Computing and Applications 2/2011

01.03.2011 | Original Article

Neural network training based on FPGA with floating point number format and it’s performance

verfasst von: Mehmet Ali Çavuşlu, Cihan Karakuzu, Suhap Şahin, Mehmet Yakut

Erschienen in: Neural Computing and Applications | Ausgabe 2/2011

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

In this paper, two-layered feed forward artificial neural network’s (ANN) training by back propagation and its implementation on FPGA (field programmable gate array) using floating point number format with different bit lengths are remarked based on EX-OR problem. In the study, being suitable with the parallel data-processing specification on ANN’s nature, it is especially ensured to realize ANN training operations parallel over FPGA. On the training, Virtex2vp30 chip of Xilinx FPGA family is used. The network created on FPGA is coded by using VHDL. By comparing the results to available literature, the technique developed here proved to consume less space for the subjected ANN training which has the same structure and bit length, it is shown to have better performance.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Haykin S (1994) Neural networks a comprehensive foundation. Macmillan College Publishing, Englewood CliffsMATH Haykin S (1994) Neural networks a comprehensive foundation. Macmillan College Publishing, Englewood CliffsMATH
2.
Zurück zum Zitat Narendra KS, Parthasaraty K (1990) Identification and control of dynamical systems using neural networkworks. IEEE Trans Neural Netw 1(1):4–27CrossRef Narendra KS, Parthasaraty K (1990) Identification and control of dynamical systems using neural networkworks. IEEE Trans Neural Netw 1(1):4–27CrossRef
3.
Zurück zum Zitat Farrugia S, Yee H, Nickolls P (1993) Implantable cardioverter defibrillator electrogram recognition with a multiplayer perceptron. PACE: Pacing Clin Electrophysiol 16(1):228–234CrossRef Farrugia S, Yee H, Nickolls P (1993) Implantable cardioverter defibrillator electrogram recognition with a multiplayer perceptron. PACE: Pacing Clin Electrophysiol 16(1):228–234CrossRef
4.
Zurück zum Zitat Çavuşlu MA, Karakaya F, Altun H (2008) ÇKA Tipi Yapay Sinir Aği Kullanılarak Plaka Yeri Tespitinin FPGA’da Donanımsal Gerçeklenmesi. In: Proceedings of Akıllı Sistemlerde Yenilikler ve Uygulamalar Sempozyumu 2008 (ASYU 2008) Isparta, Turkey (in Turkish) Çavuşlu MA, Karakaya F, Altun H (2008) ÇKA Tipi Yapay Sinir Aği Kullanılarak Plaka Yeri Tespitinin FPGA’da Donanımsal Gerçeklenmesi. In: Proceedings of Akıllı Sistemlerde Yenilikler ve Uygulamalar Sempozyumu 2008 (ASYU 2008) Isparta, Turkey (in Turkish)
5.
Zurück zum Zitat Ramache U (1992) SYNAPSE: a neurocomputer that synthesize neural algorithms on paralel systolic engine. J Parallel Distrib Comput 14:306–318CrossRef Ramache U (1992) SYNAPSE: a neurocomputer that synthesize neural algorithms on paralel systolic engine. J Parallel Distrib Comput 14:306–318CrossRef
6.
Zurück zum Zitat Burr J (1993) Digital neurochip design. In: Przytula KW, Prasanna VK (eds) Parallel digital implementations of neural networks. Prentice Hall, Englewood Cliffs, pp 223–281 Burr J (1993) Digital neurochip design. In: Przytula KW, Prasanna VK (eds) Parallel digital implementations of neural networks. Prentice Hall, Englewood Cliffs, pp 223–281
7.
Zurück zum Zitat Rucket U, Funke A, Pintake C (1993) Acceleratorboard for neural associative memories. Neurocomputing 5(1):39–49CrossRef Rucket U, Funke A, Pintake C (1993) Acceleratorboard for neural associative memories. Neurocomputing 5(1):39–49CrossRef
8.
Zurück zum Zitat Morgan P, Ferguson A, Bolouri H (1994) Cost-performance analysis of FPGA, VLSI and WSI implementations of a RAM-based neural network. In: Proceedings of the 4th international conference on microelectronics for neural networks and fuzzy systems. Turin, Italy, pp 235-243 Morgan P, Ferguson A, Bolouri H (1994) Cost-performance analysis of FPGA, VLSI and WSI implementations of a RAM-based neural network. In: Proceedings of the 4th international conference on microelectronics for neural networks and fuzzy systems. Turin, Italy, pp 235-243
9.
Zurück zum Zitat Krips M, Lammert T, Kummert A (2002) FPGA implementation of a neural network for a real-time hand tracking system. In: Proceedings of the first IEEE international workshop on electronic design, test and applications. pp 313–317 Krips M, Lammert T, Kummert A (2002) FPGA implementation of a neural network for a real-time hand tracking system. In: Proceedings of the first IEEE international workshop on electronic design, test and applications. pp 313–317
10.
Zurück zum Zitat Ossoinig H, Reisinger E, Steger C, Weiss R (1996) Design and FPGA-implementation of a neural network. In: Proceedings of the 7th international conference on signal processing applications & technology. Boston, USA, pp 939–943 Ossoinig H, Reisinger E, Steger C, Weiss R (1996) Design and FPGA-implementation of a neural network. In: Proceedings of the 7th international conference on signal processing applications & technology. Boston, USA, pp 939–943
11.
Zurück zum Zitat Sahin S, Becerikli Y, Yazici S (2006) Neural network implementation in hardware using FPGAs. Lect Notes Comput Sci 4234:1105–1112CrossRef Sahin S, Becerikli Y, Yazici S (2006) Neural network implementation in hardware using FPGAs. Lect Notes Comput Sci 4234:1105–1112CrossRef
12.
Zurück zum Zitat Zhu J, Milne GJ, Gunther BK (1999) Towards an FPGA based reconfigurable computing environment for neural network implementations. 9th international conference on artificial neural networks:ICANN’99 Edinburgh UK, IEE Conf Pub 2(CP470):661–666. doi:10.1049/cp:19991186 Zhu J, Milne GJ, Gunther BK (1999) Towards an FPGA based reconfigurable computing environment for neural network implementations. 9th international conference on artificial neural networks:ICANN’99 Edinburgh UK, IEE Conf Pub 2(CP470):661–666. doi:10.​1049/​cp:​19991186
13.
Zurück zum Zitat Mousa M, Areibi S, Nichols K (2006) On the arithmetic precision for implementing back-propagation networks on FPGA: a case study. In: Omondi AR, Rajapakse JC (eds) FPGA implementations of neural networks. Springer, US, pp 37–61CrossRef Mousa M, Areibi S, Nichols K (2006) On the arithmetic precision for implementing back-propagation networks on FPGA: a case study. In: Omondi AR, Rajapakse JC (eds) FPGA implementations of neural networks. Springer, US, pp 37–61CrossRef
14.
Zurück zum Zitat Savich AW, Moussa M, Areibi S (2007) The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study. IEEE Trans Neural Netw 18(1):240–252CrossRef Savich AW, Moussa M, Areibi S (2007) The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study. IEEE Trans Neural Netw 18(1):240–252CrossRef
15.
Zurück zum Zitat Haykin S (1999) Neural networks a comprehensive foundation, 2nd edn. Prentice Hall, NJMATH Haykin S (1999) Neural networks a comprehensive foundation, 2nd edn. Prentice Hall, NJMATH
16.
Zurück zum Zitat Stevenson M, Winter R, Widrow B (1990) Sensitivity of feedforward neural networks to weight errors. IEEE Trans Neural Netw 1(1):71–80CrossRef Stevenson M, Winter R, Widrow B (1990) Sensitivity of feedforward neural networks to weight errors. IEEE Trans Neural Netw 1(1):71–80CrossRef
17.
Zurück zum Zitat Çavuşlu MA, Karakuzu C, Şahin S (2006) Neural network hardware implementation using FPGA. In: ISEECE 2006 3rd international symposium on electrical, electronic and computer engineering symposium proceedings. TRNC, Nicosia, pp 287–290 Çavuşlu MA, Karakuzu C, Şahin S (2006) Neural network hardware implementation using FPGA. In: ISEECE 2006 3rd international symposium on electrical, electronic and computer engineering symposium proceedings. TRNC, Nicosia, pp 287–290
18.
Zurück zum Zitat Az I, Şahin S, Karakuzu C, Çavuşlu MA (2006) Implementation of FFT and IFFT Algorithms in FPGA. In: ISEECE 2006 3rd international symposium on electrical, electronic and computer engineering symposium proceedings. TRNC, Nicosia, pp 7–10 Az I, Şahin S, Karakuzu C, Çavuşlu MA (2006) Implementation of FFT and IFFT Algorithms in FPGA. In: ISEECE 2006 3rd international symposium on electrical, electronic and computer engineering symposium proceedings. TRNC, Nicosia, pp 7–10
19.
Zurück zum Zitat Çavuşlu MA, Dikmeşe S, Sahin S, Küçük K, Kavak A (2006) Akıllı Anten Algoritmalarının IEEE 754 Kayan Sayı Formatı ile FPGA Tabanlı Gerçeklenmesi ve Performans Analizi. In: Proceedings of URSI-TÜRKİYE’ 2006 3. BİLİMSEL KONGRESİ. Ankara, Turkey, pp 610–612 (in Turkish) Çavuşlu MA, Dikmeşe S, Sahin S, Küçük K, Kavak A (2006) Akıllı Anten Algoritmalarının IEEE 754 Kayan Sayı Formatı ile FPGA Tabanlı Gerçeklenmesi ve Performans Analizi. In: Proceedings of URSI-TÜRKİYE’ 2006 3. BİLİMSEL KONGRESİ. Ankara, Turkey, pp 610–612 (in Turkish)
20.
Zurück zum Zitat Az I, Sahin S, Cavuslu MA (2007) Implementation of fast fourier and inverse fast fourier transforms in FPGA. In Proceedings of IEEE 15th signal processing and communications applications SIU 2007. Eskisehir, Turkey, pp 1–4 Az I, Sahin S, Cavuslu MA (2007) Implementation of fast fourier and inverse fast fourier transforms in FPGA. In Proceedings of IEEE 15th signal processing and communications applications SIU 2007. Eskisehir, Turkey, pp 1–4
21.
Zurück zum Zitat Belanovic P (2002) Library of parameterized hardware modules for floating-point arithmetic with an example application. Dissertation, Northeastern University Belanovic P (2002) Library of parameterized hardware modules for floating-point arithmetic with an example application. Dissertation, Northeastern University
22.
Zurück zum Zitat Elliot D L (1993) A better activation function for artificial neural networks. Technical Research Report T.R. 93-8, Institute for Systems Research, University of Maryland Elliot D L (1993) A better activation function for artificial neural networks. Technical Research Report T.R. 93-8, Institute for Systems Research, University of Maryland
Metadaten
Titel
Neural network training based on FPGA with floating point number format and it’s performance
verfasst von
Mehmet Ali Çavuşlu
Cihan Karakuzu
Suhap Şahin
Mehmet Yakut
Publikationsdatum
01.03.2011
Verlag
Springer-Verlag
Erschienen in
Neural Computing and Applications / Ausgabe 2/2011
Print ISSN: 0941-0643
Elektronische ISSN: 1433-3058
DOI
https://doi.org/10.1007/s00521-010-0423-3

Weitere Artikel der Ausgabe 2/2011

Neural Computing and Applications 2/2011 Zur Ausgabe