Skip to main content
Erschienen in: Neural Computing and Applications 7/2012

01.10.2012 | Original Article

Application of design reuse to artificial neural networks: case study of the back propagation algorithm

verfasst von: N. Izeboudjen, A. Bouridane, A. Farah, H. Bessalah

Erschienen in: Neural Computing and Applications | Ausgabe 7/2012

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The aim of this paper is to propose a new high-level hardware design reuse methodology for automatic generation of artificial neural networks (ANNs) descriptions. A case study of the back propagation (BP) algorithm is proposed. To achieve our goal, the proposed design methodology is based on a modular design of the ANN. The originality of the work is the application of design for reuse (DFR) and the design with reuse (DWR) concepts to ANNs. The DFR is used for the generation of the general ANN architecture, while the DWR is applied for the exploration and exploitation of predefined ANN submodules components that are stocked in a library. The result is a synthesis and parameterisable soft IP-ANN VHDL code ready for placement and routing. With this approach, the user/designer can fix the ANN parameters and choose between different architectural possibilities and performances. The approach has been applied to the three case figures of the BP algorithm. These are the “off-chip implementation,” the “on-chip static implementation” and the “on-chip-based run time reconfiguration (RTR).” To validate our approach, performance evaluation of the three case architectures of the BP algorithm, using the Virtex-II and Virtex-4 FPGA is done through three examples: the XOR problem, a cardiac arrhythmia classifier and a high-dimension ANN circuit. To evaluate the design reuse concept, two tests are done: the first one concerns estimation of the cost of the design. Results show that the application of the DFR is time consuming compared to the design from scratch: 168% for the “off-chip implementation,” 256% for the “on-chip static implementation” and 260% for the “on-chip RTR.” However, after reuse, the design time is reduced to 0.5% for “off-chip implementation,” 2.08% for “on-chip static implementation” and 2.5% for “on-chip RTR implementation.” The second test concerns evaluation of the generated IP-ANN code, using the OpenMore tool. Results show a mean score of 62% which lead us to conclude that the IP-ANN code is good to be reused.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Loiseau L (2001) Methodology design reuse. Miranda Technologies Inc., Canada Loiseau L (2001) Methodology design reuse. Miranda Technologies Inc., Canada
3.
Zurück zum Zitat Merchant SG, Peterson GD (2010) Evolvable block-based neural network design for applications in dynamic environments. J VLSI Des. doi:10.1155/2010/251210 Merchant SG, Peterson GD (2010) Evolvable block-based neural network design for applications in dynamic environments. J VLSI Des. doi:10.​1155/​2010/​251210
4.
Zurück zum Zitat Wolf DF et al (2001) Using embedded processors in hardware models of artificial neural networks. In: Proceeding of the Brazilian symposium of intelligent automation, Canela, Brazil Wolf DF et al (2001) Using embedded processors in hardware models of artificial neural networks. In: Proceeding of the Brazilian symposium of intelligent automation, Canela, Brazil
5.
Zurück zum Zitat Uker A, Alkar AZ (2006) HW/SW codesign of FPGA-based neural networks. In: Fifteenth Turkish symposium on artificial intelligence and neural networks. TAINN Uker A, Alkar AZ (2006) HW/SW codesign of FPGA-based neural networks. In: Fifteenth Turkish symposium on artificial intelligence and neural networks. TAINN
6.
Zurück zum Zitat Menendez A, Paillet G (2008) Fish inspection system using a parallel neural network chip and the image knowledge builder application. Artif Intell Mag 29(1):21–28 Menendez A, Paillet G (2008) Fish inspection system using a parallel neural network chip and the image knowledge builder application. Artif Intell Mag 29(1):21–28
7.
Zurück zum Zitat Harkin J, Morgan F, McDaid L, Hall S, McGinley B, Cawley S (2009) A reconfigurable and biologically inspired paradigm for computation using network-on-chip and spiking neural networks. Int J Reconfig Comput, Hindawi Publishing Corporation; Article ID 908740, 13. doi:10.1155/2009/908740 Harkin J, Morgan F, McDaid L, Hall S, McGinley B, Cawley S (2009) A reconfigurable and biologically inspired paradigm for computation using network-on-chip and spiking neural networks. Int J Reconfig Comput, Hindawi Publishing Corporation; Article ID 908740, 13. doi:10.​1155/​2009/​908740
8.
Zurück zum Zitat Soares AB, Susin AA, Guimaraes LV (2006) Automatic generation of neural networks for image processing. ISCAS 3201–3204 Soares AB, Susin AA, Guimaraes LV (2006) Automatic generation of neural networks for image processing. ISCAS 3201–3204
9.
Zurück zum Zitat Rezzoug N, Gorce P (2006) Robotic grasping: a generic neural network architecture, mobile robots towards new applications. In: Aleksandar Lazinica (ed) ISBN 3-86611-314-5 Rezzoug N, Gorce P (2006) Robotic grasping: a generic neural network architecture, mobile robots towards new applications. In: Aleksandar Lazinica (ed) ISBN 3-86611-314-5
10.
Zurück zum Zitat Ortigosa EM, Caas A, Ros E, Ortigosa PM, Daz J (2006) Hardware description of multi-layer perceptrons with different abstraction levels. Micrprocess Microsyst 30(7):435–444CrossRef Ortigosa EM, Caas A, Ros E, Ortigosa PM, Daz J (2006) Hardware description of multi-layer perceptrons with different abstraction levels. Micrprocess Microsyst 30(7):435–444CrossRef
11.
Zurück zum Zitat Benromdhane MS, Madisetti VK, Hines JW (1996) Quick turnaround ASIC design, core behavioural synthesis in VHDL. Kluwer, NorwellCrossRef Benromdhane MS, Madisetti VK, Hines JW (1996) Quick turnaround ASIC design, core behavioural synthesis in VHDL. Kluwer, NorwellCrossRef
12.
Zurück zum Zitat Jain R, Yang P, Yoshino T (1991) FIRGEN: a computer aided design system for high performance FIR filter integrated circuits. IEEE Trans Signal Process 39:1655–1668CrossRef Jain R, Yang P, Yoshino T (1991) FIRGEN: a computer aided design system for high performance FIR filter integrated circuits. IEEE Trans Signal Process 39:1655–1668CrossRef
13.
Zurück zum Zitat Benromdhane MS, Madesetti VK (1994) LMSGEN: a prototyping environment for programmable and adaptive digital filters in VLS, Chapter in VLSI Signal Processing-VII, pp 33–42 Benromdhane MS, Madesetti VK (1994) LMSGEN: a prototyping environment for programmable and adaptive digital filters in VLS, Chapter in VLSI Signal Processing-VII, pp 33–42
15.
Zurück zum Zitat Milder PA, Ahmmad M, Hoe JC, Puschel M (2006) Fast and accurate resource estimation of automatically generated custom DFT IP cores, FPGA’06,. Copyright 2006 ACM 1595932925/06/0002 Milder PA, Ahmmad M, Hoe JC, Puschel M (2006) Fast and accurate resource estimation of automatically generated custom DFT IP cores, FPGA’06,. Copyright 2006 ACM 1595932925/06/0002
16.
Zurück zum Zitat Demuth H, Beale M, Hagan M (2009) Neural network toolbox™ user’s guide. The Math Works Inc., Natick Demuth H, Beale M, Hagan M (2009) Neural network toolbox™ user’s guide. The Math Works Inc., Natick
18.
Zurück zum Zitat Diepenhorst M et al (1999) Automatic generation of VHDL code for neural applications. Int Joint Conf Neural Netw 4:2302–2305 Diepenhorst M et al (1999) Automatic generation of VHDL code for neural applications. Int Joint Conf Neural Netw 4:2302–2305
19.
Zurück zum Zitat Braga ALS, Llanos CH, Rincon MA, Jacobi RP VAANGen: a flexible CAD tool for hardware implementation of artificial neural networks. In: Proceedings of the 2005 international conference on reconfigurable computing and FPGAs, IEEE Computer Society Braga ALS, Llanos CH, Rincon MA, Jacobi RP VAANGen: a flexible CAD tool for hardware implementation of artificial neural networks. In: Proceedings of the 2005 international conference on reconfigurable computing and FPGAs, IEEE Computer Society
20.
Zurück zum Zitat Torres-Huitzil C, Girau B, Gauffriau A (2007) Hardware/software codesign for embedded implementation of neural networks, reconfigurable computing: architectures, tools and applications. Lect Notes Comput Sci 4479:167–178 Torres-Huitzil C, Girau B, Gauffriau A (2007) Hardware/software codesign for embedded implementation of neural networks, reconfigurable computing: architectures, tools and applications. Lect Notes Comput Sci 4479:167–178
21.
Zurück zum Zitat McBader S, Lee P, Sartori A (2004) The impact of modern FPGA architectures on neural hardware: a case study of the TOTEM neural processor. IEEE International Joint Conference on Neural Networks, pp 3149–3154 McBader S, Lee P, Sartori A (2004) The impact of modern FPGA architectures on neural hardware: a case study of the TOTEM neural processor. IEEE International Joint Conference on Neural Networks, pp 3149–3154
22.
Zurück zum Zitat Keating M, Bricaud P (2002) Reuse Methodology Manual for System-On-A-Chip Designs. Kluwer, USA Keating M, Bricaud P (2002) Reuse Methodology Manual for System-On-A-Chip Designs. Kluwer, USA
23.
Zurück zum Zitat Gajski DD, Wu AC-H et al (2000) Essential issues for IP reuse, design automation conference. In: Proceedings of the ASP-DAC 2000. Asia and South Pacific, pp 37–42 Gajski DD, Wu AC-H et al (2000) Essential issues for IP reuse, design automation conference. In: Proceedings of the ASP-DAC 2000. Asia and South Pacific, pp 37–42
24.
Zurück zum Zitat Freeman JA, Skapura DM (1991) Neural networks Algorithms, applications and programming techniques. Addison Wesley publisher, ReadingMATH Freeman JA, Skapura DM (1991) Neural networks Algorithms, applications and programming techniques. Addison Wesley publisher, ReadingMATH
25.
Zurück zum Zitat Kohonen T (1989) Self-organization and associative memory, 3rd edn. Springer, BerlinCrossRef Kohonen T (1989) Self-organization and associative memory, 3rd edn. Springer, BerlinCrossRef
26.
Zurück zum Zitat Hopfield JJ (1982) Neural networks and physical systems with emergent collective computational abilities. Proc Natl Acad Sci USA 79(8):2554–2558MathSciNetCrossRef Hopfield JJ (1982) Neural networks and physical systems with emergent collective computational abilities. Proc Natl Acad Sci USA 79(8):2554–2558MathSciNetCrossRef
27.
Zurück zum Zitat Wirthlin MJ, Hutchings BL (1998) Improving functional density using run-time circuit reconfiguration. IEEE Trans Very Large Scale Integr Syst 6(2):247–256CrossRef Wirthlin MJ, Hutchings BL (1998) Improving functional density using run-time circuit reconfiguration. IEEE Trans Very Large Scale Integr Syst 6(2):247–256CrossRef
28.
Zurück zum Zitat Airiau R, Berge JM, Olive V (1994) Circuit Synthesis with VHDL. Kluwer Academic Publishers, USAMATHCrossRef Airiau R, Berge JM, Olive V (1994) Circuit Synthesis with VHDL. Kluwer Academic Publishers, USAMATHCrossRef
29.
Zurück zum Zitat Sagdeo V (1998) The complete Verilog book, edition Lavoisier, 2000–2009 Sagdeo V (1998) The complete Verilog book, edition Lavoisier, 2000–2009
30.
Zurück zum Zitat Thorston G et al (2002) System design with systemC, ©Lavoisier Thorston G et al (2002) System design with systemC, ©Lavoisier
31.
34.
Zurück zum Zitat Hutchings BL, Wirthlin MJ (1995) Implementation approaches for reconfigurable logic applications. In: 5th international workshop on field programmable logic and applications 419–428 Hutchings BL, Wirthlin MJ (1995) Implementation approaches for reconfigurable logic applications. In: 5th international workshop on field programmable logic and applications 419–428
35.
Zurück zum Zitat Izeboudjen N, Farah A, Bessalah H, Bouridene A, Chikhi N (2007) Towards a platform for FPGA implementation of the MLP based back propagation algorithm, IWANN’97. Lect Notes Comput Sci 497–505 Izeboudjen N, Farah A, Bessalah H, Bouridene A, Chikhi N (2007) Towards a platform for FPGA implementation of the MLP based back propagation algorithm, IWANN’97. Lect Notes Comput Sci 497–505
36.
Zurück zum Zitat Izeboudjen N, Farah A, Bessalah H, Bouridene A, Chikhi N (2008) High level design approach for FPGA implementation of ANNs, encyclopaedia of artificial intelligence, ISBN 978-1-59904-849-9, Information Science reference in USA and UK, pp 831–839 Izeboudjen N, Farah A, Bessalah H, Bouridene A, Chikhi N (2008) High level design approach for FPGA implementation of ANNs, encyclopaedia of artificial intelligence, ISBN 978-1-59904-849-9, Information Science reference in USA and UK, pp 831–839
39.
Zurück zum Zitat Patterson DW (1996) Artificial neural networks, theory and applications. Prentice Hall, New DelhiMATH Patterson DW (1996) Artificial neural networks, theory and applications. Prentice Hall, New DelhiMATH
40.
Zurück zum Zitat Izeboudjen N, Farah A, Titri S, Boumeridja H (1999) Digital implementation of artificial neural networks: from VHDL description to FPGA implementation, 5th international work-conference on artificial and natural neural networks (IWANN 99). Lect Notes Comput Sci, Springer Verlag Editor, vol 1607, pp 139–148 Izeboudjen N, Farah A, Titri S, Boumeridja H (1999) Digital implementation of artificial neural networks: from VHDL description to FPGA implementation, 5th international work-conference on artificial and natural neural networks (IWANN 99). Lect Notes Comput Sci, Springer Verlag Editor, vol 1607, pp 139–148
Metadaten
Titel
Application of design reuse to artificial neural networks: case study of the back propagation algorithm
verfasst von
N. Izeboudjen
A. Bouridane
A. Farah
H. Bessalah
Publikationsdatum
01.10.2012
Verlag
Springer-Verlag
Erschienen in
Neural Computing and Applications / Ausgabe 7/2012
Print ISSN: 0941-0643
Elektronische ISSN: 1433-3058
DOI
https://doi.org/10.1007/s00521-011-0764-6

Weitere Artikel der Ausgabe 7/2012

Neural Computing and Applications 7/2012 Zur Ausgabe