Abstract
Field-programmable logic (FPL), often grouped under the popular name field-programmable gate arrays (FPGA), are on the verge of revolutionizing sectors of digital signal processing (DSP) industry as programmable DSP microprocessor did nearly two decades ago. Historically, FPGAs were considered to be only a rapid prototyping and low-volume production technology. FPGAs are now attempting to move into the mainstream DSP as their density and performance envelope steadily improve. While evidence now supports the claim that FPGAs can accelerate selected low-end DSP applications (e.g., FIR filter), the technology remains limited in its ability to realize high-end DSP solutions. This is due primarily to systemic weaknesses in FPGA-facilitated arithmetic processing. It will be shown that in such cases, the residue number system (RNS) can become an enabling technology for realizing embedded high-end FPGA-centric DSP solutions. This thesis is developed in the context of a demonstrated RNS/FPGA synergy and the application of the new technology to communication signal processing.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M. Soderstrand, W. Jenkins, G. Jullien, and F. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE Press Reprint Series, IEEE Press, 1986.
S. White, “Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review, ” IEEE Transactions on Acoustics, Speech and Signal Processing Magazine, 1989, pp. 4–19.
A. Dempster and M. Macleod, “Use of Minimum-Adder Multiplier Blocks in FIR Digital Filters, ” IEEE Transactions on Circuits and Systems II, vol. 42, 1995, pp. 569–577.
Altera Corporation, ‘Data sheet’. FLEX 10K CPLD Family, 1996.
R. Hartenstein, J. Becker, and R. Kress, “Costum Computing Machines vs. Hardware/Software Co-Design: From a Globalized Point of View, ” in Lecture Notes in Computer Science, vol. 1142, 1996, pp. 1142:65–76.
J. Rosenberg, “DSP Acceleration Using Reconfigurable Coprocessor FPGA, ” Atmel Application Note #0724A, 1997.
U. Meyer-Bäse, A. Meyer-Bäse, J. Mellott, and F. Taylor, “A Fast Modified CORDIC—Implementation of Radial Basis Neu-ral Networks, ” Journal of VLSI Signal Processing, vol. 20, 1998, pp. 211–218.
V. Hamann and M. Sprachmann, “Fast Residual Arithmetics with FPGAs, ” in Proceedings of the Workshop on Design Methodologies for Microelectronics, 1995, pp. 253–255.
N. Szabo and R. Tanaka, Residue Arithmetic and its Applications to Computer Technology, McGraw–Hill, 1967.
J. Conway, in Computers in Mathematical Research, “A Tabulationn of Some Information Concerning Finite Fields, ” R. Churchhouse and J. Herz (Eds.) North-Holland, 1968.
G. Zelniker and F. Taylor, “A Reduced-Complexity Finite Field ALU, ” IEEE Transactions on Circuits and Systems, vol. 38, no. 12, 1991, pp. 1571–1573.
M. Bayoumi, G. Jullien, and W. Miller, “AVLSI Implementation of Residue Adders, ” IEEE Transactions on Circuits and Systems, vol. 34, no. 3, 1987, pp. 284–288.
A. Garáýa, U. Meyer-Bäse, and F. Taylor, “Pipelined Hogenauer CIC Filters using Field-Programmable Logic and Residue Num-ber System, ” in IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 5, 1998, pp. 3085–3088.
E.B. Hogenauer, “An Economical Class of Digital Filters for Decimation and Interpolation, ” IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 29, no. 2, 1981, pp. 155–162.
Harris Semiconductor, “Data sheet, ” HSP43220 Decimating Digital Filter, 1992.
U. Meyer-Bäse, J. Mellott, and F. Taylor, “Design of RNS Fre-quency Sampling Filter Banks, ” in IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 3, 1997, pp. 2061–2064.
M. Griffin, M. Sousa, and F. Taylor, “Efficient Scaling in the Residue Number System, ” in IEEE International Conference on Acoustics, Speech, and Signal Processing, 1989, pp. 1075–1078.
G. Jullien, “Residue Number Scaling and Other Operations Using ROM Arrays, ” IEEE Transactions on Communications, vol. 27, 1978, pp. 325–336.
U. Meyer-Bäse and F. Taylor, “High-speed Wavelet Implementa-tion with Field-Programmable Logic, ” in Aerosense 99 *SPIE*, Orlando. 1999, pp. 250–261.
U. Meyer-Bäse, The Use of Complex Algorithm in the Realiza-tion of Universal Sampling Receiver using FPGAs, VDI press, Serie 10, no. 404, 1995, (in German).
F. Taylor, Digital Filter Design Handbook, Marcel Dekker, 1983.
O. Six, “Design and Implementation of a Xilinx universal XC-4000 FPGAs board, ” Master's Thesis, Institute for Data Technics, Darmstadt University of Technology, 1996.
S. Dworak, “Design and Realization of a new Class of Fre-quency Sampling Filters for Speech Processing using FPGAs, ” Master's Thesis, Institute for Data Technics, Darmstadt University of Technology, 1996.
D.J. Goodman and M.J. Carey, “Nine Digital Filters for Decimation and Interpolation, ” IEEE Transactions on Acoustics, Speech and Signal Processing, vol. ASSP-25, no. 2, 1977, pp. 121–126.
J. Buros, “Conception and Design of Wavelet Processor in VHDL-FPL technic. ” Master's Thesis, University of Florida, Gainesville, 1998.
M. Rösch, “Fast Methods for FIR Filtering, ” Master's Thesis, University of Florida, Gainesville, 1998.
W. Trautmann, “RNSWavelet Processor Built in FPGATechnology, ” Master's Thesis, University of Florida, Gainesville, 1998.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Meyer-Bäse, U., García, A. & Taylor, F. Implementation of a Communications Channelizer using FPGAs and RNS Arithmetic. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 28, 115–128 (2001). https://doi.org/10.1023/A:1008167323437
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008167323437