Skip to main content
Log in

“The CMOS Inverter” as a Comparator in ADC Designs

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper introduces a single-ended non-offset-cancelled flash ADC architecture, the “Threshold Inverter Quantizer” (TIQ). The TIQ is based on a CMOS inverter cell, in which the voltage transfer characteristics (VTC) are changed by systematic transistor sizing. As a result, a significant improvement of speed and reduction of area and power consumption is achieved. A sample TIQ based flash ADC chip including 3-bit, 4-bit and 6-bit versions together has been designed and fabricated with the 2 μ standard CMOS n-well technology. The proposed ADC cells are suitable for System-on-Chip (SoC) applications in high speed wireless products.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A. Tukawa, “A CMOS 8-bit high-speed A/D converter IC.” IEEE J. Solid-State Circuits, vol. SC-20, pp. 775–779, June 1985.

    Google Scholar 

  2. A.G.F. Dingwall and V. Zazzu, “An 8-MHz CMOS subranging 8-Bit A/D converter.” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1138–1143, Dec. 1985.

    Google Scholar 

  3. T. Cho and P.R. Gray, “A 10b, 20 M sample/s 35 mW pipeline A/D converter.” IEEE J. Solid-State Circuits, vol. 30, pp. 166–171, March 1995.

    Google Scholar 

  4. W. Song, H. Choi, S. Kwak, and B. Song, “A10-b 20-M sample/s low power CMOS ADC.” IEEE J. Solid-State Circuits, vol. 30, pp. 514–520, May 1995.

    Google Scholar 

  5. A. Tangel, “VLSI implementation of the threshold inverter quantization (TIQ) technique for CMOS flash A/D converter applications.” Ph.D. Dissertation, The Pennsylvania State University, Aug. 1999.

  6. A.S. Sedra and K.C. Smith, Microelectronic Circuits. Oxford University Press, New York, 1998.

    Google Scholar 

  7. J. Segura, J.L. Rossello, J. Morra, and H. Sigg, “A variable threshold voltage inverter for CMOS programmable logic circuits.” IEEE J. Solid-State Circuits, vol. 33, pp. 1262–1265, Aug. 1998.

    Google Scholar 

  8. D. Foty, Mosfet Modeling with PSPICE. Prentice Hall, 1997.

  9. R.J. Van de Plassche, Integrated Analog to Digital and Digital to Analog Converters. Kluwer Academic Publishers, 1994.

  10. M.J.M Pelgrom, C.J. Duinmaijer, and A.P.G. Welbers, “Matching properties of MOS transistors.” IEEE J. Solid-State Circuits, vol. 24, pp. 1433–1439, Oct. 1989.

    Google Scholar 

  11. B. Nauta and A.G. Venes, “A 70-MS/s 110 mW 8-b CMOS folding and interpolating A/D converter.” IEEE J. Solid-State Circuits, vol. 30, pp. 1302–1308, Dec. 1995.

    Google Scholar 

  12. G.M. Yin, F. Eynde, and W. Sansen, “A high-speed CMOS comparator with 8-b resolution.” IEEE J. Solid-State Circuits, vol. 27, pp. 208–211, Feb. 1992.

    Google Scholar 

  13. J. Spalding and D. Dalton, “A 200 M sample/s 6b flash ADC in 0.6 µm CMOS.” IEEE International Solid-State Circuits Conference, 1996, pp. 320–321.

  14. C.L. Portmann and T.H. Meng, “Power-efficient metastability error reduction in CMOS flash A/D converters.” IEEE J. Solid-State Circuits, vol. 31, pp. 1132–1139, Aug. 1996.

    Google Scholar 

  15. K. Nakamura, M. Hotta, L.R. Carley, and D.J. Allstot, “An 85 mW, 10-b, 40 M sample/s CMOS parallel-pipelined ADC.” IEEE J. Solid-State Circuits, vol. 30, pp. 173–182, March 1995.

    Google Scholar 

  16. D.W. Cline and P.R. Gray, “A power optimized 13-b 5 M samples/ s pipelined analog-to-digital converter in 1.2 µm CMOS.” IEEE J. Solid-State Circuits, vol. 31, pp. 294–303, March 1996.

    Google Scholar 

  17. A.G. Venes and R.J. Van de Plassche, “An 80 MHz, 80-mW, 8b CMOS folding A/D converter with distributed track-and-hold preprocessing.” IEEE J. Solid-State Circuits, vol. 31, pp. 1846–1853, Dec. 1996.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Tangel, A., Choi, K. “The CMOS Inverter” as a Comparator in ADC Designs. Analog Integrated Circuits and Signal Processing 39, 147–155 (2004). https://doi.org/10.1023/B:ALOG.0000024062.35941.23

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/B:ALOG.0000024062.35941.23

Navigation