Abstract
We designed and implemented an ultra low power CORDIC processor which targets the implementation of advanced wireless communications algorithms based on Givens rotations and Householder reflections. We propose a modified CORDIC algorithm and architecture, and we elaborate on the low power architectural and algorithmic techniques for minimizing its power consumption. Our CORDIC implementation consumes, in rotate mode, on average 50 μW @ 10 MHz under 1 V supply voltage in a .25 μm technology.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
B. Hassibi, "An Efficient Square-Root Algorithm for BLAST," IEEE Conf.on Acoustics, Speech and Signal Processing, vol. 2, 2000, pp. 737-740.
S. Haykin, Adaptive Filter Theory. Englewood Cliffs, NJ: Prentice Hall, 1996.
Yu Hen Hu, "CORDIC-Based VLSI Architectures for Digital Signal Processing," IEEE Signal Processing, July 1992, pp. 16-33.
D.J. Rabideau, "Fast, Rank Adaptive Subspace Tracking and Applications," IEEE Trans.on Signal Processing, vol. 44, no. 9, 1996.
C.M. Rader, "VLSI Systolic Arrays for Adaptive Nulling," IEEE Signal Processing Magazine, July 1996, pp. 29-49.
A. Poon et al., "An Adaptive Multi-Antenna Transceiver for Slowly Flat Fading Channels," Berkeley Wireless Research Center Report.
X. Wang and H.V. Poor, "Blind Multiuser Detection: ASubspace Approach," IEEE Trans.on Inform.Theory, vol. 44, no. 2, 1998.
N. Takagi, H. Yasuura, and S. Yajima, "High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree," IEEE Trans.on Computers, vol. c-34, no. 9, 1985, pp. 789-795.
Makino et al., "An 8.8 ns 54 *54-Bit Muliplier with High Speed Redundant Binary Architecture," IEEE Journal of Solid-Stat Circuits, June 1996, pp. 773-783.
D. Timmermann et al., "A New Addition Scheme and Fast Scaling Factor Compensation Methods for CORDIC Algorithms," Elsevier Integration, the VLSI Journal, vol. 11, 1991, pp. 85-100.
A. Wassatsch et al. "Area Minimization of Redundant Cordic Pipeline Architectures," in Proc.Inter.Conf.on Computer Design, 1998, pp. 136-141.
M.D. Ercegovac and T. Lang, "Redundant and Online CORDIC: Applications to Matrix Triangularization and SVD," IEEE Transactions on Computers, vol. 39, no. 6, 1990, pp. 725-740.
Haller, B. et al., "Efficient Implemenation of Rotation Operations for High Performance QRD-RLS Filtering," in Proceedings IEEE International Conference on Applications-Specific Systems, Architectures and Processors, July 1997, pp. 162-174.
K. Parhi, VLSI Digital Signal Processing Systems, 1999.
N. Takagi, T. Asada, and S. Yajima, "Redundant CORDIC Methods with a Constant Scale Factor for Sine and Cosine Computation," IEEE Trans.on Computers, vol. 40, no. 9, 1991, pp. 989-995.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Sarrigeorgidis, K., Rabaey, J. Ultra Low Power CORDIC Processor for Wireless Communication Algorithms. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 38, 115–130 (2004). https://doi.org/10.1023/B:VLSI.0000040424.11334.34
Published:
Issue Date:
DOI: https://doi.org/10.1023/B:VLSI.0000040424.11334.34