Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Low-frequency noise in deep-submicron metal–oxide–semiconductor field-effect transistors

Low-frequency noise in deep-submicron metal–oxide–semiconductor field-effect transistors

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The author reviews the recent results obtained on the low-frequency noise characteristics of deep-submicron metal–oxide–semiconductor field-effect transistors (MOSFETs). The manuscript covers measurements, analysis and modelling of 1/f noise as well as random telegraph signals (RTS). In addition, techniques are presented where RTS and 1/f noise measurements can be utilised to characterise the oxide traps responsible for these fluctuations, namely the position of the trap in the oxide and along the conduction channel, the trap energy, and the associated screened scattering coefficient. Most of the analysis is based on the classical three-dimensional treatment of charge carrier calculation, although a section is reserved for charge quantisation and its effect on RTS. For noise modelling, an improved physics-based 1/f noise model is presented where the Berkeley short channel IGFET model (BSIM3) has been modified to include the threshold variation along the channel. This model merges into the classical BSIM3 for supermicron devices. The noise models presented in the manuscript are based on data that were obtained on many submicron channel length n- and p- MOSFETs made by different leading manufacturers using different technologies. It is expected that the developed models will be valid for all advanced MOSFETs.

References

    1. 1)
      • G. Ghibaudo , O. Roux-Dit-Buisson , J. Brini . Impact of scaling down on low frequency noise in silicon MOS transistors. Phys. Status Solidi A , 501 - 507
    2. 2)
      • A. Van Der Ziel . (1986) Noise in solid state devices and circuits.
    3. 3)
      • K.K. Hung , P.K. Ko , C. Hu , Y.C. Cheng . Random telegraph noise of deep-submicrometer MOSFETs. IEEE Electron Device Lett. , 90 - 92
    4. 4)
      • X. Li , C. Barros , E.P. Vandamme , L.K.J. Vandamme . Parameter extraction and 1/f noise in a surface and bulk-type, p-channel LDD MOSFET. Solid-State Electron. , 1853 - 1862
    5. 5)
      • M.J. Kirton , M.J. Uren . Noise in Solid-State Microstructures: A new perspective on individual defects, interface states, and low-frequency noise. Adv. Phys. , 367 - 468
    6. 6)
      • Z. Çelik-Butler , P. Vasina . Channel length scaling of 1/f noise in 0.18 μm technology MDD MOSFETs. Solid-State Electron. , 1695 - 1701
    7. 7)
    8. 8)
    9. 9)
      • M. Tsai , T. Ma . The impact of device scaling on the current fluctuations in MOSFET's. IEEE Trans. Electron Devices , 2061 - 2068
    10. 10)
      • N.V. Amarasinghe , Z. Çelik-Butler . Complex random telegraph signals in 0.06 μm2 MDD n-MOSFETs. Solid-State Electron. , 1013 - 1019
    11. 11)
    12. 12)
      • Z. Çelik-Butler , P. Vasina , N.V. Amarasinghe . A method for locating the position of oxide traps responsible for random telegraph signals in submicron MOSFETs. IEEE Trans. Electron Devices , 646 - 648
    13. 13)
    14. 14)
    15. 15)
    16. 16)
      • M.J. van Dort , P.H. Woerlee , A.J. Walker . A simple model for quantization effects in heavily-doped silicon MOSFETs at inversion conditions. Solid-State Electron. , 3 , 411 - 414
    17. 17)
      • P. Restle . Individual oxide traps as probes into submicron devices. Appl. Phys. Lett. , 1862 - 1864
    18. 18)
      • F. Stern , W.E. Howard . Properties of semiconductor surface inversion layers in the electrical quantum limit. Phys. Rev.
    19. 19)
      • F. Wang , Z. Çelik-Butler . An improved physics-based 1/f noise model for deep sub-micron MOSFET's. Solid-State Electron. , 351 - 357
    20. 20)
    21. 21)
    22. 22)
      • Z. Çelik , T.Y. Hsiang . Study of 1/f noise in N-MOSFETs: Linear region. IEEE Trans. Electron Devices , 2797 - 2802
    23. 23)
    24. 24)
      • Y. Cheng , C. Hu . (1999) MOSFET modeling and BSIM user guide.
    25. 25)
      • Cheng, Y., Chan, M., Hui, K., Jeng, M.C., Liu, Z., Huang, J., Chen, K., Tu, R., Ping K. Ko, Hu, C.: ‘BSIM3v3.2 Manual’, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720.
    26. 26)
      • R.R. Siergiej , M.H. White , N.S. Saks . Theory and measurement of quantization effects on Si-SiO2 interface trap modeling. Solid-State Electron. , 6 , 843 - 854
    27. 27)
      • Z. Çelik-Butler , F. Wang . Effects of quantization on random telegraph signals observed in deep-micron MOSFETs. Microelectron. Reliab. , 1823 - 1831
    28. 28)
      • M. Schulz , A. Karmann . Single, individual traps in MOSFETs. Phys. Scr. Vol. T , 273 - 280
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20020332
Loading

Related content

content/journals/10.1049/ip-cds_20020332
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address