Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Wavelet neural network approach for fault diagnosis of analogue circuits

Wavelet neural network approach for fault diagnosis of analogue circuits

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Circuits, Devices and Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A systematic method for fault diagnosis of analogue circuits based on the combination of neural networks and wavelet transforms is presented. Using wavelet decomposition as a tool for removing noise from the sampled signals, optimal feature information is extracted by wavelet noise removal, multi-resolution decomposition, PCA (principal component analysis) and data normalisation. The features are applied to the proposed wavelet neural network and the fault patterns are classified. Diagnosis principles and procedures are described. The reliability of the method and comparison with other methods are shown by two active filter examples.

References

    1. 1)
      • He, Y., Tan, Y., Sun, Y.: `A neural network approach for fault diagnosis of large–scale analog circuits', Proc. IEEE ISCAS, 2002, Scottsdale, AZ, USA, p. 153–156.
    2. 2)
    3. 3)
    4. 4)
      • R. Spain , S. Upadhyaya . Linear circuit fault diagnosis using neuromorphic analyzers. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , 3 , 188 - 196
    5. 5)
    6. 6)
      • He, Y., Sun, Y.: `Fault isolation in nonlinear analog circuits with tolerance using the neural network based L1-norm', Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS), 2001, Sydney, Australia, p. 854–857.
    7. 7)
    8. 8)
      • He, Y., Ding, Y., Sun, Y.: `Fault diagnosis of analog circuits with tolerances using artificial neural networks', Proc. IEEE APCCAS, 2000, Tianjin, China, p. 292–295.
    9. 9)
    10. 10)
      • Y. He , Y. Sun . A neural-based L1-norm optimization approach for fault diagnosis of nonlinear circuits with tolerances. IEE Proc., Circuits Devices Syst. , 4 , 223 - 228
    11. 11)
    12. 12)
      • W. Xin . (2000) Neural network application design based on MATLAB.
    13. 13)
    14. 14)
      • R.W. Liu . (1991) Testing and diagnosis of analog circuits and systems.
    15. 15)
      • J.W. Bandler , A.E. Salama . Fault diagnosis of analog circuits. Proc. IEEE , 8 , 1279 - 1325
    16. 16)
      • C. Hu , J. Zhang . (1999) System analysis and design based on MATLAB — wavelet analysis.
    17. 17)
      • He, Y., Tan, Y., Sun, Y.: `Class-based neural network method for fault location of large-scale analogue circuits', Proc. IEEE ISCAS, 2003, Bangkok, Thailand, p. 733–736.
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-cds_20040495
Loading

Related content

content/journals/10.1049/ip-cds_20040495
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address