Scalable Through Silicon Via with polymer deep trench isolation for 3D wafer level packaging | IEEE Conference Publication | IEEE Xplore