Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA | IEEE Conference Publication | IEEE Xplore