FPGA implementation of Rijndael algorithm using reduced residue of prime numbers | IEEE Conference Publication | IEEE Xplore