A high resolution FPGA-based merged delay line TDC with nonlinearity calibration | IEEE Conference Publication | IEEE Xplore