Soft Error Rate Determination for Nanometer CMOS VLSI Logic | IEEE Conference Publication | IEEE Xplore