The investigation of key technologies for sub-0.1-/spl mu/m CMOS device fabrication | IEEE Journals & Magazine | IEEE Xplore