An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling | IEEE Journals & Magazine | IEEE Xplore