A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures | IEEE Journals & Magazine | IEEE Xplore