Reversible Logic Synthesis Using Binary Decision Diagrams With Exploiting Efficient Reordering Operators | IEEE Journals & Magazine | IEEE Xplore