A self testable hardware for memory | IEEE Conference Publication | IEEE Xplore