Effect of channel engineering on analog/RF performance of underlapped gatestack DG-MOSFET in Sub-20nm regime | IEEE Conference Publication | IEEE Xplore