Fast error aware model for arithmetic and logic circuits | IEEE Conference Publication | IEEE Xplore