Design and FPGA implementation of optimized 32-bit Vedic multiplier and square architectures | IEEE Conference Publication | IEEE Xplore