Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA | IEEE Conference Publication | IEEE Xplore