A 20 ns 4 Mb CMOS SRAM with hierarchical word decoding architecture | IEEE Conference Publication | IEEE Xplore