A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient Cells | IEEE Conference Publication | IEEE Xplore