Planar CMOS compatible process for the fabrication of buried microchannels in silicon, using porous-silicon technology | IEEE Journals & Magazine | IEEE Xplore