Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization | IEEE Journals & Magazine | IEEE Xplore