Identifying the First Layer to Fail in Dual-Layer - Gate Dielectric Stacks | IEEE Journals & Magazine | IEEE Xplore