An Optimum Architecture for Continuous-Flow Parallel Bit Reversal | IEEE Journals & Magazine | IEEE Xplore