An interconnect architecture for networking systems on chips | IEEE Journals & Magazine | IEEE Xplore