An FPGA implementation of high speed and area efficient double-precision floating point multiplier using Urdhva Tiryagbhyam technique | IEEE Conference Publication | IEEE Xplore