A Speculative Trace Reuse Architecture with Reduced Hardware Requirements | IEEE Conference Publication | IEEE Xplore