Performance evaluation and design trade-offs for network-on-chip interconnect architectures | IEEE Journals & Magazine | IEEE Xplore