Energy Release Rate Estimation for Through Silicon Vias in 3-D IC Integration | IEEE Journals & Magazine | IEEE Xplore