Modeling of parasitic capacitances in deep submicrometer conventional and high-K dielectric MOS transistors | IEEE Journals & Magazine | IEEE Xplore