Evaluation of the impact of layout on device and analog circuit performance with lateral asymmetric channel MOSFETs | IEEE Journals & Magazine | IEEE Xplore