Optimization on MOS-Triggered SCR Structures for On-Chip ESD Protection | IEEE Journals & Magazine | IEEE Xplore