Parasitic Gate Capacitance Model for Triple-Gate FinFETs | IEEE Journals & Magazine | IEEE Xplore