Vertical Tunnel FET: Design Optimization With Triple Metal-Gate Layers | IEEE Journals & Magazine | IEEE Xplore