A Planar Junctionless FET Using SiC With Reduced Impact of Interface Traps: Proposal and Analysis | IEEE Journals & Magazine | IEEE Xplore