Reliability-Aware Synthesis of Combinational Logic With Minimal Performance Penalty | IEEE Journals & Magazine | IEEE Xplore